Hardware Architectural Support for Caching Partitioned Reconfigurations in Reconfigurable Systems
Financiación FP7 / Fp7 Funds
Resumen: The efficiency of the reconfiguration process in modern field-programmable gate arrays (FPGAs) can improve drastically if an on-chip configuration memory is included in the system, because it can reduce both the reconfiguration latency and its energy consumption. However, the FPGA on-chip memory resources are very limited. Thus, it is very important to manage them effectively in order to improve the reconfiguration process as much as possible, even when the size of the on-chip configuration memory is small. This paper presents a hardware implementation of an on-chip configuration memory controller that efficiently manages run-time reconfigurations. In order to optimize the use of the on-chip memory, this controller includes support to deal with configurations that have been divided into blocks of customizable size. When a reconfiguration must be carried out, our controller provides the blocks stored on-chip and looks for the remaining blocks by accessing to the off-chip configuration memory. Moreover, it dynamically decides which blocks must be stored on-chip. To this end, the designed controller implements a simple but efficient technique that allows maximizing the benefits of the on-chip memories. Experimental results will demonstrate that its implementation cost is very affordable and that it introduces negligible run-time management overheads.
Idioma: Inglés
DOI: 10.1109/TVLSI.2015.2417595
Año: 2015
Publicado en: IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS 24, 2 (2015), 530 - 543
ISSN: 1063-8210

Factor impacto JCR: 1.245 (2015)
Categ. JCR: COMPUTER SCIENCE, HARDWARE & ARCHITECTURE rank: 19 / 51 = 0.373 (2015) - Q2 - T2
Categ. JCR: ENGINEERING, ELECTRICAL & ELECTRONIC rank: 132 / 257 = 0.514 (2015) - Q3 - T2

Factor impacto SCIMAGO:

Financiación: info:eu-repo/grantAgreement/ES/DGA/T48
Financiación: info:eu-repo/grantAgreement/EC/FP7/287759/EU/High Performance and Embedded Architecture and Compilation/HiPEAC
Financiación: info:eu-repo/grantAgreement/ES/MINECO/TIN2013-46957-C2-1-P
Financiación: info:eu-repo/grantAgreement/ES/MINECO/TIN2014-52608-REDC
Financiación: info:eu-repo/grantAgreement/ES/MINECO/AYA2009-13300
Financiación: info:eu-repo/grantAgreement/ES/MINECO/TIN2013-40968-P
Tipo y forma: Article (PrePrint)
Área (Departamento): Área Arquit.Tecnología Comput. (Dpto. Informát.Ingenie.Sistms.)

Rights Reserved All rights reserved by journal editor


Exportado de SIDERAL (2019-05-29-11:40:43)

Este artículo se encuentra en las siguientes colecciones:
Articles



 Record created 2018-03-19, last modified 2019-05-29


Preprint:
 PDF
Rate this document:

Rate this document:
1
2
3
 
(Not yet reviewed)