A 1.8 V Gm-C Highly Tunable Low Pass Filter for Sensing Applications

J. Pérez-Bailón
Group of Electronic Design (GDE)
University of Zaragoza
Zaragoza, Spain
jorgepb@unizar.es

B. Calvo
Group of Electronic Design (GDE)
University of Zaragoza
Zaragoza, Spain
bealavo@unizar.es

J. Ramírez-Angulo
Klipsch School of Electrical and Computer Engineering
New Mexico State University
Las Cruces, NM, USA
jairamir@nmsu.edu

N. Medrano
Group of Electronic Design (GDE)
University of Zaragoza
Zaragoza, Spain
nmedrano@unizar.es

Abstract—This paper presents a fully integrated, first-order Low Pass Filter with 2-tuning points giving a wide versatility to the filter. It allows for a fine/thick tuning with a cutoff frequency that spans over several orders of magnitude, from 220 mHz to 39.1 kHz. The Gm-C filter proposed is designed in a 180 nm CMOS technology with a total power consumption of 1.08 µW for a 1.8 V power supply and a dynamic range up to 73 dB. The proposed filter is a very competitive solution compared with previously reported works, meeting the requirements for portable on chip sensor interfaces based on impedance spectroscopy and biosignal front-end interfaces.

Keywords— Analog Low Pass Filter (LPF); impedance spectroscopy; sub-Hz frequency; Gm-C; low-voltage low-power; programmable filter.

I. INTRODUCTION

The growing demand of portable sensing devices for a wide variety of applications has raised the interest in minimizing the power and area consumption of every element that compose these devices. Within such fully integrated front-end interfaces, Low Pass Filters (LPF) are key building blocks extensively used in portable devices to process different physiological signals [1-3], as well as being a critical block in the readout stage of Electrochemical Impedance Spectroscopy (EIS) systems [4, 5].

The motivation of this paper is the design of a low pass filter with a wide range of frequencies, covering the ranges of several biological signals as well as the sub-Hz ranges of EIS, while at the same time keeping a high dynamic range and low area and power consumption, so that it can be used as a reconfigurable high-performance LPF within portable sensing device platforms capable of measuring a wide variety of signals.

Most of the biological signals recovered from techniques such as electrocardiogram (ECG) [1] or cell evaluation [4], operate at frequencies below the tens of kHz [6]; in this case LPFs are required to eliminate the contribution of signals at higher frequencies (Fig. 1a). Table I presents a brief review of different biological signals with the standard sensors employed to measure the signals and the frequency range at which they work. For electrochemical impedance spectroscopy, LPFs are employed as DC extractors placed at the end of a readout chain of sensor interfaces, in this case requiring sub-Hz cutoff frequencies, such as in Lock-In Amplifier (LIA) based systems (Fig. 1b).

This work has been partially supported by TEC2015-65750-R (MINECO/FEDER, UE) and UZ2019-TEC-08 (University of Zaragoza).
A review of the literature shows that the most common technique to achieve a fully integrated CMOS LPF is to use a G<sub>m</sub>-C structure (Fig. 2). To achieve sub-Hz frequencies, C is maximized (up to 50 pF due to technology limitations) and G<sub>m</sub> minimized. With these values, the transconductance needs to be in the order of nS, requiring transconductance reduction techniques.

In this paper, we present an active G<sub>m</sub>-C Low Pass Filter integrated in a 180 nm CMOS technology. It includes two different tuning techniques to adjust the transconductance and therefore, the cutoff frequency of the filter, as well as two different digitally programmable load capacitors (5 pF and 50 pF), to further expand the cutoff frequency—in our particular case increasing by an order of magnitude the maximum cutoff frequency. In this way, a multi-decade frequency tuning low pass filter is proposed covering the ranges of a great number of applications. Besides, it exhibits a high dynamic range, with minimum noise and high input common range, while at the same time satisfies the low-voltage low-power and minimum area constraints of portable devices, being a very competitive general purpose reconfigurable solution.

The paper is organized as follows. Section II describes the proposed G<sub>m</sub>-C structure and the techniques used to provide programmability to f<sub>c</sub>. In Section III, post-layout simulation results are summarized. Finally, conclusions are drawn in Section IV.

<table>
<thead>
<tr>
<th>Biological signal</th>
<th>Frequency range</th>
<th>Standard sensor</th>
</tr>
</thead>
<tbody>
<tr>
<td>ECG</td>
<td>0.01 – 250 mV/s</td>
<td>Skin electrodes</td>
</tr>
<tr>
<td>EMG</td>
<td>10 – 150 mV/s</td>
<td>Needle electrodes</td>
</tr>
<tr>
<td>Nerve potential</td>
<td>DC – 10 kHz</td>
<td>Surface or needle electrodes</td>
</tr>
<tr>
<td>Blood flow</td>
<td>DC-20 kHz</td>
<td>Electromagnetic or ultrasonic</td>
</tr>
<tr>
<td>Phonocardiography</td>
<td>5 – 2 kHz</td>
<td>Microphone</td>
</tr>
</tbody>
</table>

---

\[ f_c = G_m/2\pi C \tag{1} \]

II. ACTIVE FILTER STRUCTURE

In this section, it will be firstly introduced the core of the structure. Then, the two G<sub>m</sub>-tuning strategies will be presented together with the full schematic view of the proposed G<sub>m</sub>-C basic structure.

A. Input stage

The core structure of this design is a classic mirrored OTA (Fig. 3a) with a PMOS input differential pair degenerated with a fixed resistor R of 50 kΩ [12]. The input pair drain nodes are connected to the low impedance nodes A and B, as shown in Fig. 3b, of NMOS high swing cascode current mirrors.

B. Copy factor tuning (CF-tuning)

The first programmable technique is introduced at the high swing NMOS cascode current mirrors stage made of transistors M2-M2<sub>c</sub> (Fig. 3b). By controlling the cascode voltages V<sub>ds</sub> and V<sub>ds</sub><sub>c</sub>, it is possible to keep transistors M2<sub>c</sub> in triode region. Then, by setting V<sub>ds</sub><sub>c</sub> ≤ V<sub>ds</sub>, the complementary currents generated at the input stage are copied through these current mirrors with an scaling ratio.

C. Current-Steering technique (CS-tuning)

The second proposed technique is based on a current steering approach introduced at the M3 output stage of the OTA. For that, a current-steering gain-tuneable M3–M3<sub>c</sub> PMOS high swing cascode current mirror, as shown in Fig. 4, substitutes the M3 PMOS current mirror from Fig. 3b.
The current copy of transistors M3c has a 1:1 ratio, and
as both transistors of the current mirror have the same gate to
source voltage, $V_{gs}$, and drain to source voltage, $V_{ds}$, the
current mirror operates properly rendering unity gain current,
$I_{M3c, out} = I_{M3c, in} = (I_{M3c})$.

Transistors M3 are split into two transistors—both at the
output and input current mirror branches for symmetry—of
equal size driven instead of by a constant $V_C$ voltage, by
complementary gate voltages $V_{c} = V_{c} \pm V_{gs}$ [13], resulting in
two output branches, named 1 and 2. Thus, the output current is
divided into two complementary currents $I_{out} = I_1 + I_2$, with
$I_1 = (1-k)I_{M3}$, and $I_2 = kI_{M3}$, being $k$ a fractional value between
0 and 1 dependent on the differential control voltage $V_{gc}$. Output 1 is chosen as the output of the unity gain integrator
while output 2 is set to $V_{cn}$ for symmetry.

The complete schematic of the proposed structure is
shown in Fig. 4, highlighted in grey the two techniques
employed. Transistor sizes in ($\mu$m/$\mu$m) are $M1 = 6/4, M2 = 2/4,$
$M2_c = 2/4, M3 = 3/4, M3_c = 6/4, M4 = 0.5/4, Mb = 6/4$. Notice
that $M2'$ is two times $M2$ as the current through it is
$2I_{M2}$. The voltage supply is 1.8 V, the common mode is set to
0.9 V and a 50 nA bias current is introduced through a 1:1
current mirror to Mb. Thus, the total power consumption is
1.08 $\mu$W.

III. POST-LAYOUT SIMULATION RESULTS

The $G_{in}$-C structure proposed in Fig. 4 has been designed
in a 180 nm CMOS technology from TSMC. The total active
area of the $G_{in}$-C structure is 0.0156 mm$^2$.

Voltage $V_{C}$=1.2 V; the tuning voltage $V_{gc}$ can be varied
from -100 mV to 170 mV while ensuring a maximum DC
gain error below 0.5 dB. Voltages $V_{t1}$ and $V_{t2}$ are initially set
to 0.6 V; then, $V_{c}$ can be varied from 0.6 V to 0.35 V.

Fig. 5 shows the different cutoff frequencies achieved
over all the $V_{gc}$ range with $V_{c}$ equal to 0.35 V, 0.4 V and
0.6 V, at both maximum (50 pF) and minimum (5 pF) load
capacitance. The cutoff frequency, with $C_{t}=50$ pF, ranges
from 220 mHz ($V_{gc}=144$ mV, $V_{c}=0.35$ V) up to 3.72 kHz
($V_{gc}=-100$ mV, $V_{c}=0.6$ V). This maximum cutoff frequency
can be increased up to 39.1 kHz by reducing the load capacitance down to 5 pF.

From Fig. 5 a thick/fine-tuning relationship between both
CS/CF-tuning techniques can be appreciated. Thick-tuning
refers to the CS-technique: through the ~270 mV range of
$V_{gc}$ it is possible to adjust the cutoff frequency of the filter to
the order of magnitude of the target frequency. Thick-tuning
as shown in Fig. 6, is provided by the CF-technique: with the
~250 mV range of $V_{c}$, it is possible to tune the cutoff
frequency over an order of magnitude, accurately adjusting
the cutoff frequency through a smaller step (Hz/mV).

A clear visualization of this thick/thin relationship comes
from the estimation of the step (Hz/mV) for each of the
tunings. In Fig. 5 the $f_c$ ranges from 3.72 kHz down to
0.69 Hz ($V_{c}=0.6$ V, $C_{t}=50$ pF), for a $V_{gc}$ range of ~270 mV,
giving a ~13.8 Hz/mV step. The thin-tuning step, from
Fig. 6, is 0.54 Hz/mV ($V_{gc}=74$ mV) and 0.01 Hz/mV
($V_{gc}=144$ mV).

![Fig. 4. Complete structure of the $G_{in}$-C proposal; in grey the tuning techniques applied.](image-url)

![Fig. 5. $f_c$ range over $V_{gc}$ variation for different ($V_{c}$, $C_{t}$) values.](image-url)
In order to characterize the proposed filter, we are going to focus on two different cutoff frequencies, 1 Hz and 50 Hz, with a $C_1=50$ pF. As the same $f_c$ can be achieved through different combinations of ($V_{12}$, $V_{bc}$), it has been characterized for both, $V_{12}$ maximum and minimum (0.6 V and 0.35 V). Table II shows post-layout simulation results for those two frequencies for the static input-output characteristic (ICMR), the total harmonic distortion (THD), integrated noise and dynamic range (DR).

The static input-output characteristic (ICMR) is shown in Fig. 7. Note that MOS capacitors require a minimum voltage to keep the capacitance, limiting the minimum output voltage to $\geq0.45$ V. While the total harmonic distortion (THD) is presented in Fig. 8, for both cutoff frequencies 1 Hz and 50 Hz. With an input signal of frequency $f_{in}=f_c/5$.

<table>
<thead>
<tr>
<th>$f_c$ (Hz)</th>
<th>TABLE II. SIMULATION RESULTS COMPARISON FOR CUTOFF FREQUENCIES 1&amp;50 Hz</th>
</tr>
</thead>
<tbody>
<tr>
<td>($V_{bc}$, $V_{12}$)</td>
<td>(118 mV, 164 mV)</td>
</tr>
<tr>
<td>ICMR (V)</td>
<td>59.8 m–1.41</td>
</tr>
<tr>
<td>Linearity ($V_{in}$) (THD≤1%)</td>
<td>0.706</td>
</tr>
<tr>
<td>Input noise ($\mu V_{rms}$)</td>
<td>131</td>
</tr>
<tr>
<td>DR (dB)</td>
<td>65.6</td>
</tr>
</tbody>
</table>

Fig. 6. Filter $f_c$ tunability for different $V_{12}$ values with $V_{bc}$ fixed. Left axis for $V_{bc}$ 74 mV (blue), and right axis for $V_{bc}$ 144 mV (red).

To adjust the cutoff frequency, the methodology followed is: first approximate through $V_{bc}$ (thick-tuning) with $V_{12}=0.4$ V. Then, $V_{12}$ (thin-tuning) is modified to improve the accuracy over the target frequency.

In order to optimize the performance, among the different possible combinations of ($V_{bc}$, $V_{12}$) that provide the same $f_c$, those with the highest $V_{bc}$ and lowest $V_{bc}$ provide the best performance in terms of DR and input noise. This is because as $V_{12}$ increases and $V_{bc}$ decreases, the OTA proposed (Fig. 4) becomes more symmetrical as the value of $V_{12}$ approaches $V_{11}$ and $V_{s}$ approaches $V_{c}$.

Thanks to the wide tunability of the system, it is possible to compensate any variation that may appear over the $f_c$ due to PVT (Process, Voltage and Temperature) variations.

If the application requires it, the frequency ranges can be further extended with simple modifications to the circuit, such as $C_1$ reduction to move up the cutoff frequency. The same can be achieved by an increase on the bias current. In addition, an increase on $R$ would decrease the overall $G_{in}$ at the expense of higher noise.

Finally, the main parameters are summarized in Table III. This work presents a wide tuneable cutoff frequency range, preserving low power and area consumption while higher dynamic range and ICMR are observed compared with previously reported works with similar cutoff frequencies.

IV. CONCLUSIONS

In this paper, a low pass filter with tuneable cutoff frequency that spans over several orders of magnitude and capable of achieving sub-Hz frequencies has been presented. Two tuning techniques implemented as thick/fine-tuning allows for an accurate selection of the cutoff frequency, while at the same time provides competitive performances in terms of area-power consumption, dynamic range and input–output DC characteristic. All of this makes the proposed filter highly suitable for portable on chip sensor interfaces based on impedance spectroscopy and biosignal front-end interfaces.

![Fig. 7. $V_{in}$-$V_{out}$ characteristic for different ($f_c$, $V_{12}$) values.](image)

![Fig. 8. THD vs input signal amplitude (peak-to-peak) for $f_c$=f/5 for different ($f_c$, $V_{12}$) values.](image)
### TABLE III

**GaAs PERFORMANCE COMPARISON WITH SIMILAR WORKS**

<table>
<thead>
<tr>
<th>Parameter</th>
<th>This work</th>
<th>[3]</th>
<th>[11]</th>
<th>[14]</th>
<th>[15]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Results</td>
<td>Post-layout</td>
<td>Exp.</td>
<td>Exp.</td>
<td>Post-layout</td>
<td>Exp.</td>
</tr>
<tr>
<td>Technology (µm)</td>
<td>0.18</td>
<td>0.35</td>
<td>0.35</td>
<td>0.18</td>
<td>0.35</td>
</tr>
<tr>
<td>Order</td>
<td>1</td>
<td>4</td>
<td>1</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>V_{ag Swing} (V)</td>
<td>1.8</td>
<td>0.6</td>
<td>1.5–4.5</td>
<td>0.2/1–4/20</td>
<td>0.25–25</td>
</tr>
<tr>
<td>I_{max} (mA)</td>
<td>50</td>
<td>1.5–4.5</td>
<td>0.2/1–4/20</td>
<td>0.25–25</td>
<td></td>
</tr>
<tr>
<td>I_{max} (NA)</td>
<td>600</td>
<td>NA</td>
<td>NA</td>
<td>NA</td>
<td>60–730</td>
</tr>
<tr>
<td>Power (µW)</td>
<td>1.08</td>
<td>0.0009–0.0027</td>
<td>0.005 (i)</td>
<td>0.009–0.9</td>
<td>0.1–1.31</td>
</tr>
<tr>
<td>Area (mm²)</td>
<td>0.0156</td>
<td>0.168</td>
<td>0.07</td>
<td>0.0388</td>
<td>0.12</td>
</tr>
<tr>
<td>C_{max} (pF/pole)</td>
<td>50</td>
<td>40</td>
<td>78</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>Tuneable</td>
<td>Thick/finite-tuning</td>
<td>I_{max}</td>
<td>I_{max}</td>
<td>I_{max}</td>
<td>I_{max}</td>
</tr>
<tr>
<td>f_{c} (Hz)</td>
<td>0.22–39.1k</td>
<td>101–272</td>
<td>0.002–90</td>
<td>0.73–76</td>
<td>2k–20k</td>
</tr>
<tr>
<td>ICMR (V)</td>
<td>0.06–1.38; 0.05–1.45 (ii)</td>
<td>NA</td>
<td>0.4–0.55</td>
<td>NA</td>
<td>NA</td>
</tr>
<tr>
<td>Linearity (V_{in}) THD@1%</td>
<td>0.706–0.559; 1.237–0.642 (ii)</td>
<td>NA</td>
<td>0.14@f_{c}=1 Hz</td>
<td>0.54 @f_{c}=0.73 Hz</td>
<td>0.216; 0.294</td>
</tr>
<tr>
<td>Input noise (µVrms)</td>
<td>133–44.3; 186–57.3 (ii, i)</td>
<td>46.6–46.8</td>
<td>32@f_{c}=1 Hz</td>
<td>177.4@f_{c}=0.73 Hz</td>
<td>86.3; 84.3</td>
</tr>
<tr>
<td>DR (dB)</td>
<td>65.5–73.0; 67.4–72.0 (ii)</td>
<td>47</td>
<td>64 &gt;64</td>
<td>58.9; 61.8</td>
<td></td>
</tr>
</tbody>
</table>

* NA= Not Available. (i) worst case for f_{c}=1 & 50 Hz; (ii) V_{in}=0.35 & 0.6 V for f_{c}=1 & 50 Hz; (iii) integrated noise from 10 mHz to 10 kHz; (iv) It has 2 different bias currents; (v) Power for nominal cutoff frequency without external clock and tuning.

### REFERENCES


