1 INTRODUCTION

The race to improve computer performance and energy efficiency beyond Moore’s law in high performance computing (HPC) applications, there are new opportunities for field-programmable gate arrays (FPGAs) in a heterogeneous system. The main advantage of FPGAs comes from dedicated hardware that provides high pipeline parallelism at low power consumption.

Besides using parallelism, many HPC applications exceed the available memory bandwidth. Although external memory on FPGAs is evolving from external DRAM to 3D-stacked high bandwidth memory (HBM) increasing bandwidth from 25 to 409 GB/s, the performance of memory individual bank has a slow growth data rate of 7% per year. Comparing this with FPGA resources that grow capacity at 48% per year [1], the memory wall problem in FPGA applications is evident.

Exploiting the potential benefits of FPGA technology is a challenge for programmers, even with the development of high level design with languages such as C, C++, or OpenCL [2]–[4]. Generating highly tuned code is time consuming, and CPU or GPU optimization techniques are not always suitable for FPGAs. Programmers have two options for easy coding. Either they write well-known code patterns from previous explorations [5], [6], or they rely on pre-synthesis analytical models for estimating performance [4], [7]–[9]. These models analyze the RTL code from High-level synthesis (HLS) compiler tools, the high-level code, or both.

Model-based optimization seeking to better exploit FPGA resources and simplify hardware generation focuses mainly on the compute part, or kernel pipeline. Previous studies have oversimplified the organization of global memory interconnect (GMI), which manages memory request between the kernel-pipeline and the off-chip DRAM memory. The lack of detail in the models results in the error seen in two state-of-the-art analytical models [8], [9]. It multiplies by 3 when the DRAM specification changes and can be larger than 50% for accesses with data dependencies since those models ignore the differences in memory access and DRAM technologies. Such errors could become more common in future systems because of technological advances to high-memory bandwidth devices.

This paper analyzes the GMI and their interaction with the external memory compiled with HLS tools, which affect the effective memory bandwidth and can significantly impact execution time. Combining information from the analysis of the GMI an their main components, such as load-store units (LSUs), plus the DRAM organizations, enables us to build an analytical model to accurately estimate the execution time. The model mainly requires static information from pre-synthesis reports, Verilog hardware instances, and DRAM memory timing parameters.

The contributions of this study are: a) a detailed description of the GMI for HLS, b) the first, to the best of our knowledge, analytical model that estimates the execution time of HLS-compiled memory intensive applications, c) a novel classification of the FPGA kernel-pipeline state based on memory bandwidth use, and d) a set of hints derived from observations of the analytical model to identify bottlenecks and guide programmers for optimizing kernels.

The rest of the paper is organized as follows. Section 2 presents a motivation example, Section 3 discusses state-of-the-art, Section 4 presents the HLS flow, GMI architecture and performance estimation in FPGAs. Section 5 introduces the model. Section 6 summarizes the methodology. Section 7 validates the model, and Section 8 sets out our conclusions.
padding (PAD) is an algorithm that fills a matrix with an extra column of zeros; it was intensively explored in Chai [10] and optimized in Boyi [11] with 37 OpenCL design combinations where the best possible kernel achieves a 198 × speedup relative to the worst implementation.

PAD is an example of why centering the optimizations only in the OpenCL execution model can give under-optimized results. For example, our model is able to find a memory performance bottleneck in the best Boyi’s implementation. The bottleneck is the two continuous accesses, both with a LSU request memory width (ls_width) of 4 bytes that do not saturate memory-bandwidth and limit performance. That is to say, PAD is bounded by the low memory width, which under-uses the memory burst length. In fact, the kernel mainly performs conditional memory accesses.

With the hints from the analysis, a programmer can restructure the kernel, as Listing 1 shows, by (1) zeroing the output buffer to remove conditionals of line 4 and (2) unrolling loops to increase coalescence and the memory width to a value of 64 bytes (line 14). These modifications doubles performance running on a Stratix 10 GX FPGA. Besides, the model predicts this improvement with an estimation error of 4.6%. As a result, the memory bandwidth used in the two LSUs of the baseline and optimized PAD algorithm reaches a gain of 2.7× in this work.

```c
/** Baseline padding matrix(m x n) */
int size = (m * (n + pad));
for(int i = size-1; i >= 0;--i){
  if((i & (m - pad)) < n) matrix[i]=read_channel_intel(channel);
  else matrix[i] = 0.0f;
}
/** Optimized Version */
float16 tempch;//increase coalescence
float *pch = &tempch;
for(int j = 0; j < n; j++) {
  for(int i = 0; i < m; i++) {
    matrix[i]=read_channel_intel(channel);
    #pragma unroll 16 //Unpack
    for(int k = 0; k < 16 ; k++)
      matrix[i*n + j*16 + k + pad_ind]=pch[k];
  }
}
Listing 1. Code snippets of the baseline (lines 1-6) and optimized (lines 8-18) versions of PAD.
```

The model helps to infer the main kernel limitations and suggests approaches for continuing the optimization process as in this case, potentially reducing the costly number of compilations, as previous works do.

## 3 State of the Art

Performance modeling of FPGAs using HLS has attracted the attention of many researchers to ease kernel optimizations. The standard tools from the two main FPGA vendors, Xilinx and Intel, help to address optimizations with analytical reports. In Intel case, tools focus only on three performance metrics: Initiation interval, latency, and frequency without execution time estimations.

Existing performance models target one of two different domains: embedded FPGAs [12]–[14], usually using C/C++ as the high-level language, or HPC discrete FPGAs with external components such as DRAM memories and PCIe ports. In the latter case, the models are mainly oriented to OpenCL codes [4], [8], [11] and C/C++ [9]. While embedded and HPC models have similarities in the pipeline model, the key difference is the memory system, where the throughput of an internal memory may be 380 × better than an external one.

In HPC, the memory wall is one of the main limitations of FPGAs for applications. The memory requires a controller to reorder requests to minimize row conflicts, and as a consequence the throughput depends on memory controller implementation [15], [16]. The behaviour of memory controllers is often overlooked [17], [18] or simplified as in the performance model proposed by Wang et al. [8] for Intel OpenCL SDK. It uses a coarse grain model which shows inaccuracies in the memory estimation and requires the extraction of LLVM-IR information that is not provided by the vendor’s compiler. In a similar way, the Boyi framework [11] limits the memory estimation to sequential or random accesses with fixed weights, and although this framework is mainly based on memory access optimization, it only evaluates how the OpenCL execution model changes accesses.

Coarse-grained memory models reduce the optimization capabilities on HLS for FPGAs, this problem being detected by the FlexCL framework [4] for Xilinx FPGAs. FlexCL improves models covering memory access patterns with a short CPU/GPU execution, but it continues being the main source of error of the model. As some comparisons show, the memory controller makes differences in the access pattern and hence performance [15], [19]–[21]; moreover, CPU/GPU devices have a more sophisticated memory hierarchy that can hide DRAM latency. As well as the memory controller, the memory standard or technology changes the interaction with the FPGA pipeline. For this reason, the inclusion of memory parameters to cover these technology differences is necessary, DRAM technology being the most widely used. Approaches such as FlexCL obtain latency parameters from modeling the memory latency [9] as HLScope+ does [22]. Other performance estimators for Xilinx FPGAs include physical DRAM specifications, but these limit access patterns to sequential and random, as a result of their platform experiments; also, HLScope+ includes a correction factor given the lack of knowledge about the Xilinx DRAM controller.

The most feasible source of memory controller behavior is the analysis of Verilog units used by the compiler to generate the hardware controller, as in this study, but often this approach is rejected because of its tediousness [8]. A more user-friendly source is the use of RTL reports, which shows the type of LSUs to assemble a command request to DRAM [6].

The knowledge of LSUs plus DRAM specifications is combined in this proposal to achieve an accurate memory model that can adjust to changes in memory technology from DDR4 to HBM.

## 4 HLS Flow for Intel FPGAs

The next subsections present first, the HLS internal details and compilation flow analyzed as part of this work, and second, the performance estimation approach focused on current memory technologies.

### 4.1 HLS Compilation Flow Internals

Traditionally, hardware description languages (HDLs) were the preferred language for programming FPGA devices, but
the learning curve is steep for the average programmer, hindering wider adoption. Recently, HLS has evolved to a point where programming in languages such as C or OpenCL for FPGA becomes an easier task. The explicit parallelism of the OpenCL programming model offers many opportunities to exploit the pipeline parallelism inherent in streaming processing, making OpenCL a good alternative language for FPGAs.

Figure 1 shows the compilation flow of an OpenCL kernel for FPGAs, which consists of two main steps. First, a translator generates HDL code and RTL reports, called intermediate compilation; and second, a synthesis tool generates the bitstream as flow diagram. Between these two steps programmers can potentially optimize the kernels, based on programming guides and estimation models.

Without loss of generality, the described flow applies to all Intel HLS tools based on the aoc compiler (OpenCL, OneApi, ...). Figure 1 shows the main components of an OpenCL application. On the host side, the application communicates with the FPGA device through the board support package (BSP, in blue on the figure). A BSP implements the lower layers of the application stack performing the basic I/O with the board, and the PCI express (PCIe) communications. On the FPGA side, the BSP, which provides support to communicate back with the host, and with the device memory, DRAM and external devices.

The BSP on the FPGA side differs for each FPGA model and each type of external memory, requiring specific intellectual property (IP) controllers and interfaces. For example, for a DDR4 memory with multiple banks, in Figure 2a, the BSP uses the Avalon-MM interface and it has a memory bank divider which can support the interleaving of memory banks for one variable, or uses each bank separately. For HBM memory, Figure 2b, the interface with the BSP is the Advanced extensible Interface (AXI), and the 32 HBM pseudo-channels have a separate GMI and controller because each pseudo-channel works as independent memory using the “heterogeneous memory” feature of the OpenCL compiler although the technology is the same [23].

From a programmer’s perspective, the most important component in a BSP is the kernel logic, which corresponds mainly to the compiled OpenCL kernel. The generated blocks which most critically affect performance are the kernel pipeline and the Global Memory Interconnect, therefore, they are described in detail below.

4.1.1 Kernel Pipeline

The kernel pipeline implements all data and control operations. The high-level OpenCL statements are translated into a graph where each node performs an operation. To receive and send data, there are nodes that interconnect the pipeline with either the local or global memory. To exploit work-item parallelism, HLS tools implement pipelines. Besides pipeline length and initiation interval, splitting up the processing into small pipeline stages also helps to reach higher frequencies, improving kernel and memory performance [24].

4.1.2 Global Memory Interconnect

The GMI manages the kernel-pipeline request to the external memory. In any OpenCL program, each access to a variable in the external memory constitutes a global access. Since global accesses are the main source of kernel stalls, the GMI implements several strategies to maximize external memory throughput and kernel pipeline flow. Architecturally, like other hardware memory interfaces from Intel [25], the GMI has two main components: LSUs, which track in-flight memory operations, and arbiters, which decide on the order of access. Specifically, there are two independent round-robin arbiters one for read and one for write accesses.

Intel FPGA SDK [6], [26] has defined three LSU types for the GMI: burst-coalesced LSU, prefetching, and atomic-pipelined. To understand the access pattern of each LSU, Listing 2 and Table 1 show the code that generates them and their main features; namely, 1) Pipeline, when an LSU can support multiple active requests at a time, 2) Burst, when requests are grouped before being sent to external memory, and 3) Atomic, which serializes the operation and guarantees atomicity, this being omitted from this table to save space because it is only supported by the atomic-pipelined LSU. Note that each one of these LSU features requires greater hardware complexity. Each global access in the source code may translate to one or several LSUs, as Section 5 describes.

```
#define N 1024
int random_vector[N]={5,1023, 450, 100, ...}
#define N 1024

kernel void

test_patterns{ global int *restrict x, global int *restrict z, constant int *on }

{ int i = get_global_id(0);
  int k = random_vector[i];
  int out = 0; local int lmem[1024];
  //Code Snippet form Table 1
  z[0] = out;
}
```

Listing 2. OpenCL Code for access patterns in Table 1

1. Manufacturers often provide BSP, but advanced users can tune and re-implement them.
Each LSU type provides a different maximum bandwidth, the burst-coalesced LSU with an aligned modifier being the most efficient type on DRAM technology because it maximizes effective bandwidth utilization. Figure 3 shows a read operation generated by a burst-coalesced LSU. Each LSU has a coalescer unit that tries to group continuous memory addresses into a single burst DRAM operation. Next, the read arbiter dispatches this operation to the Avalon Interconnect FIFO in order to issue a DRAM access to the Memory Controller IP through the Avalon Bus. The benefits of bursting come from the DRAM organization [27] because during a read operation at least three commands are required: precharge (PRE), activate (ACT), and read out (RD). PRE opens a row in every bank; ACT then opens a row in a particular bank; and RD reads the burst out back to the controller.

When an LSU receives a requested address, it attempts to group consecutive addresses into a burst, the burst cnt bus size defining the maximum number of burst requests at compilation time, because contiguous access to memory enables the overhead of PRE/ACT commands to be hidden.

In a burst-coalesced LSU, three counters trigger a request to the DRAM: 1) the Burst cnt bus, that usually corresponds to memory page size, 2) the maximum number of threads allowed to be coalesced, and 3) the time out to minimize stalls in the kernel pipeline when consecutive requests cannot be coalesced. The compiler can modify this LSU depending on the memory access pattern and other attributes [6]; e.g., in the case of data dependencies, the compiler infers a write-acknowledge LSU (ACK) with a work-item level coalescer.

In a Prefetching LSU, the behavior is similar to that of a burst-coalesced LSU since it has a continuous access to external memory, but loading data to a register or RAM anticipating a large amount of data. For write operations, it uses a burst-coalesced non-aligned LSU. In high-end FPGAs, such as Stratix 10, the prefetching LSU is not available; then, the compiler generates a burst-coalesced LSU even with exactly the same code as that the Intel SDK provides for the Prefetching LSU.

The last type of LSU is the Atomic-pipeline; Intel provides limited support for 32-bit integers and it does not fully conform with the OpenCL specification version 1.0. Atomic-pipeline is considered one of the most expensive functions which might reduce kernel performance and increase the amount of hardware resources, but its usage can simplify a kernel design [28]. In FPGAs with “heterogeneous memories”, this LSU is not available.

4.2 Performance Estimation for FPGAs

The kernel pipeline and the external memory accesses directly impact application performance. Kernel pipelines have already been modeled to predict the execution time aiming at the automatization of the compilation process [4], [8], [9]. For pipelines, one key challenge is the selection of the right execution model, choosing between task and ND-Range, because an incorrect choice may increase the execution time by as much as two orders of magnitude [7], [11].

Existing models have simplified the memory component, especially the GMI, losing details that might provide good opportunities for optimization of kernel implementation. Substantial simplification may be valid for old FPGA devices with simple memory organization but does not apply for current models because kernel resources have grown faster than external memory resources; e.g., an Intel Stratix 10 delivers 9 TFLOPS and the newer Intel Agilex delivers 20 TFLOPS, while DRAM has only improved from DDR4 @ 1333 MHz / 2666 Mbps to DDR4 @ 1600 MHz / 3200 Mbps or DDR5 @ 2100 MHz / 4400 Mbps. In terms of performance, these traditional memory technologies are growing slowly compared with FPGA compute resources, which double every generation [29], [30].

Although external memory technologies are evolving, compared with on-chip memory, the throughput of external DRAM banks is still 380 × worse than on-chip, and it is 80 × larger in size [29]. Hence, the prediction of FPGA kernel execution time focuses on kernel pipeline and external memory, ignoring the local memory because, in most situations, its impact is negligible.

A novel memory such as HBM, composed of multichannel DRAM memory, increases the memory bandwidth and concurrency to maintain sufficient parallelism to support kernel requests. FPGA models such as Stratix 10 MX can reach 450 Gbps with an HBM2 composed of 32 pseudo-channels. The main challenge with HBM for FPGA programmers is application design because the Stratix 10 MX was not designed with a hardware interconnect to enable communication with HBM. That flexibility implies the HLD programmers have to decide how to manage parallel requests in each HBM pseudo-channel [31], [32].

In Intel FPGAs with HLS, as shown in Figure 1, the external memory controller has independent units separate from the kernel logic, where the LSUs have the same behavior on all DRAM models, this making it possible to analyze different memories with the same model.
5 Analytical Model

For programs limited by memory, especially bandwidth, the execution time can be estimated accurately by modeling two key components: the GMI, which is the interface between the kernel pipeline and the DRAM memory; and the DRAM memory timing models themselves. The latter has already been modeled by Cho [22], while the modeling of the former, GMI, can be broken down into models of the different LSUs.

Fortunately, the information available after the translation phase, including datasheet and user input, provides enough detail to estimate both GMI and DRAM delays, without the long delays of the full compilation process. During the translation from OpenCL to Verilog, each global access from the kernel source code generates one or several LSUs in the GMI. For each global access, the HLS compiler determines the proper type of LSU according to a static analysis, as described in Section 4.1.

Table 2 summarizes the model input parameters, which are described below:

1) Report: HTML file which shows the kernel’s basic blocks and the LSU types for each global access.
2) Verilog: These files contain the description of the LSU IPs, including key thresholds such as max_thi.
3) Code: High level source code provides static information about the access and iteration space for loops in order to estimate the number of memory accesses.
4) Datasheets: The DRAM datasheets provide the timing and the organization of DRAM memory chips.

The report and Verilog source files are available after the intermediate compilation stages using aocl rtl. Note that all variables of each source are static and can be automatically recovered. Except the ls_acc which depends on loops, whose iteration space could dynamically vary depending on an input parameter. In such a case, the compiler could not automatically retrieve ls_acc value, and the model should rely on user hints.

To begin with, let T_est be the estimated execution time of memory intensive applications. With multiple DRAM banks accessed in parallel, the slowest bank time access T_banki determines the total execution time, such that:

\[ T_{\text{est}} = \max_{n=1,...,#banks} T_{\text{bank}n} \]  

where \( T_{\text{bank}n} \) represents the total delay of the n-th DRAM bank estimated as the sum of the minimum time, \( T_{\text{ideal}} \), plus the overhead time, \( T_{\text{ovhr}} \), from every transaction from every LSU, as shown in (2). While \( T_{\text{ideal}} \) only depends on maximum memory data transfer capacity and hence is the same for all LSU types, \( T_{\text{ovhr}} \) varies with the type of LSU, as the next subsections describe.

\[ T_{\text{bank}n} = \sum_{i=1}^n \delta^i (T_{\text{ideal}} + T_{\text{ovhr}}) \]  

where the \( \delta^i \) factor represents the stride of an access. Regardless of the stride, LSUs always request to DRAM a whole burst of consecutive data, and upon reception, the LSUs discard part of the data burst, increasing the number of memory transactions; e.g., a stride of two discards half of each data burst and doubles the number of accesses.

Assuming a minimum time for fetching all data for the i LSU, \( T_{\text{ideal}} \), this time can be estimated as the size in bytes, \( ls_{\text{bytes}}^i \) multiplied by the number of accesses, \( ls_{\text{acc}}^i \), divided by the kernel memory bandwidth, \( bw_{\text{mem}}^i \), as shown in (3).

\[ T_{\text{ideal}} = \frac{ls_{\text{bytes}}^i \cdot ls_{\text{acc}}^i}{bw_{\text{mem}}^i} \]  

All these equations are valid for memory-intensive applications that can saturate the available memory bandwidth. At this point, the addition of more compute resources does not provide any benefit because execution time is already
dominated by the DRAM bank access delay. When the kernel-pipeline clock frequency, \( f_{\text{max}} \), is higher than the required minimum frequency for each LSU, \( f_{\text{min}}^i \), then the memory bandwidth is saturated. In that case, the \( bw_{\text{mem}}^i \) reaches the maximum bandwidth. Otherwise, the memory bandwidth is non-saturated \( bw_{\text{nsat}}^i \) as (4) shows.

\[
bw_{\text{mem}}^i = \begin{cases} 
bw_{\text{dram}}^i & f_{\text{max}} \geq f_{\text{min}}^i \\
bw_{\text{nsat}}^i & \text{otherwise}
\end{cases}
\]  

To satisfy the memory bandwidth saturation condition, the kernel needs a minimum DRAM memory data request size of \( ls_{\text{width}}^i \), for each \( i \) LSU, noting that \( ls_{\text{width}}^i \) cannot be greater than DRAM burst \( dq \cdot bl \). The memory bandwidth saturation for double data rate DRAM is \( bw_{\text{dram}} = dq \cdot 2 \cdot f_{\text{dram}} \), where \( f_{\text{dram}} \) is the DRAM frequency.

The ratio of \( bw_{\text{dram}}^i \) to \( ls_{\text{width}}^i \) describes the relation between kernel-pipeline requests and external memory capacity, defined as \( f_{\text{min}}^i \), in (5).

\[
f_{\text{min}}^i = \frac{bw_{\text{dram}}^i}{ls_{\text{width}}^i} \cdot \delta^i
\]  

The modifier \( \delta^i \) increases the memory burst requests, and therefore, the kernel-pipeline requirements for memory bandwidth.

Although \( f_{\text{max}} \) is estimated in the intermediate compilation, it could be inaccurate as the wire delay is not considered [2]. The increase in kernel-pipeline resource usage and algorithm complexity could reduce the reported \( f_{\text{max}} \) after synthesis.

When \( f_{\text{min}}^i \) is less than \( f_{\text{max}} \), the memory bandwidth is non-saturated, and two cases are possible: first, the number of LSUs, \#\( lsu \), per memory bank is equal to one, and second, \#\( lsu \) is greater than one, in this case, the kernel fully exploiting the double rate memory frequency, multiplying the \( f_{\text{max}} \) by two. Finally, \( bw_{\text{nsat}}^i \) is a portion of the relation between \( f_{\text{max}} \) and \( f_{\text{min}}^i \) defined in (6).

\[
bw_{\text{nsat}}^i = \begin{cases} 
bw_{\text{dram}}^i \cdot \frac{f_{\text{max}}}{f_{\text{min}}^i} & \#\( lsu \) = 1 \\
bw_{\text{dram}}^i \cdot 2 \cdot \frac{f_{\text{max}}}{f_{\text{min}}^i} & \#\( lsu \) > 1
\end{cases}
\]  

The relation between \( f_{\text{max}} \) and \( f_{\text{min}}^i \) shows the “clockcrosser” influence on two different clock frequency domains between kernel-pipeline and memory controller, as shown in gray and white boxes on Figure 3. This is evidence that the effective DRAM memory bandwidth in a FPGA could be modified after the compilation process if the \( f_{\text{min}}^i \) condition is not satisfied.

While this work is focused on bandwidth saturated programs, the non-saturated memory bandwidth includes compute cycles, and these have already been covered [8], [9]. Given \( bw_{\text{mem}}^i \), the model can predict whether this new model should be used to estimate the execution time or previous compute-oriented models would be preferable, as set out in (7).

\[
\text{Kernel Bound} \rightarrow \begin{cases} 
\text{Memory saturated} & bw_{\text{mem}}^i = bw_{\text{dram}} \\
\text{Memory non-saturated} & \text{otherwise}
\end{cases}
\]  

Finally, once a kernel is defined as memory saturated, \( T_{\text{est}} \) can be calculated with (1).

### 5.1 Burst-Coalesced LSU

The burst-coalesced LSU is one of the main types of GMI, as listed in Table 1 in Section 4.1. In this LSU type, in order to saturate memory bandwidth, the Avalon FIFO needs to be filled with requests. When the kernel pipeline does not make enough requests to fill the memory burst before time out, the memory bandwidth is non-saturated.

It is possible to achieve \( T_{\text{ideal}} \) for contiguous memory accesses, this type of access hiding PRE/ACT latencies, as was shown in Figure 3. Furthermore, bank-interleaving memory controllers can completely hide the opening of new memory banks [33] while the \#\( lsu \) remains below two. When the \#\( lsu \) increases, this forces the DRAM to open a new row, adding \( T_{\text{ovh}} \).

The \( T_{\text{ovh}} \) is proportional to DRAM latency of opening a new page, given by row miss commands \( (T_{\text{row}}) \). These can be calculated based on the number of times that an \( i \) LSU has to open a new row, which depends of the number of burst transactions, with a given \( \text{burst size} \), required to request the total number of bytes \( (ls_{\text{acc}} \cdot ls_{\text{bytes}}) \), formulated as in Equation (8). It should be noted that LSU latency and the amount of data in the Avalon FIFO would hide the kernel latency, and for this reason, only the DRAM latency is considered.

\[
T_{\text{ovh}} = \begin{cases} 
0 & \text{ls}_{\text{acc}} \cdot \text{ls}_{\text{bytes}} \cdot \text{burst size} \leq 2 \\
T_{\text{row}} & \text{otherwise}
\end{cases}
\]  

The estimation of \( \text{burst size} \) and \( T_{\text{row}} \) for each LSU modifier are analyzed in Subsections 5.1.1 to 5.1.3.

#### 5.1.1 Burst-Coalesced Aligned LSU

This modifier is generated when all the kernel requests are memory addresses aligned to page size, buffering contiguous memory requests until the largest possible burst, or DRAM page size, can be made [26]. Where multiple load/store requests are consecutive words to memory, the burst-coalesced aligned LSU maximizes the memory throughput. The complete architecture of this LSU for a load and store request is shown in Figure 3.

Here, to estimate \( T_{\text{row}} \), the DRAM \( \text{burst size} \) is defined as the size of burst transaction, which can overlap DRAM commands. DRAM sets the minimum burst transaction size to \( dq \cdot bl \), but it can transfer multiple consecutive burst for the same open row yielding (9), where \( \text{burst cnt}^i \) represents the bus size of the transaction counter, as shown in Figure 3.

\[
\text{burst size}^i = 2^{\text{burst cnt}^i} \cdot dq \cdot bl
\]  

The estimation of \( T_{\text{row}} \) is not trivial because the controller can overlap commands due to reordering strategies and the page policy [34]. This model takes into account the inter-command delay for row buffer misses [9] using ACT/PRE latencies, as (10) shows. The command sequence PRE and ACT, for read and write, is considered with the same minimum timing as the FPGA profile shows a minimal bandwidth difference between operations.
\[ T_{row} = T_{RCD} + T_{RP} \]  \hspace{1cm} (10)

In a kernel, each global access variable reduces the memory bandwidth with increases in \( T_{ovh} \). The overhead is only zero if the accesses to DRAM banks are consecutive. But if global accesses are to different addresses, as in the case of a multiple global access pointer, the accesses are not consecutive and therefore \( T_{ovh} \) appears. Based on this model, we can make a first observation:

**Observation 1:** Each variable in the same DRAM bank adds an overhead of \( T_{row} \). This time is null using one bank per global access; for example, with multiple DDR4 banks, manually distributing the data buffers and disabling the interleaving with the compilation flag -no-interleaving; and with HBM using one variable per pseudo-channel.

### 5.1.2 Burst-Coalesced Non-Aligned LSU

Both aligned and non-aligned LSUs try to coalesce requests from multiple threads in a single burst command; however, the \( \delta \) stride of non-aligned access adds a new trigger for a memory request, the number of threads, \( max_{th} \), that have been launched and coalesced in one memory request.

Equation (11) calculates this constraint, called \( max_{reqs} \), representing the maximum size of a DRAM request. When a coalescer assembles a request, either the request occurs when the amount of data requested is equal to a DRAM page or when the number of coalesced requests have reached \( max_{th} \), defined as a constant in the LSU Verilog source code. This limit is affected by \( \delta \), it reducing the effective burst request. In the other case, the \( \delta \) fraction of \( ls\_width \) is the effective burst size, as (12) shows. Note that \( ls\_width \) should be bounded by DRAM page size.

\[ max_{reqs} = \frac{max_{th} \cdot ls\_width}{\delta + 1} \]  \hspace{1cm} (11)

\[ burst\_size = \begin{cases} \frac{max_{reqs}}{\delta} max_{reqs} \leq 2^{burst\_cnt} \cdot dq \cdot bl \\ ls\_width \end{cases} \]  \hspace{1cm} (12)

Based on this model, we can make a second observation:

**Observation 2:** The stride value \( \delta \) multiplies the number of memory accesses required, it being able to saturate DRAM bandwidth with discarded data.

### 5.1.3 Burst-Coalesced Write-Acknowledge LSU

When the global access includes data dependencies in its indexation, the compiler generates a write acknowledgement signal to guarantee the correct ordering of accesses [6]. Therefore, the burst size equals the aligned case from Equation (9), and most important, each burst only consumes \( ls\_bytes \) increasing the total time by \( dq \cdot bl \). The write-ack signal adds a write command to the DRAM access, increasing the \( T_{row} \) delay as (13) shows. Based on the write-acknowledge LSU model, we can make a third observation:

\[ T_{row} = T_{RCD} + T_{RP} + T_{WR} \]  \hspace{1cm} (13)

5.2 Atomic-pipelined LSU

The atomic-pipelined LSU executes a read and a write DRAM command. It only supports integer data types without bursting (therefore, in (2), \( \delta = 1 \)). For example, \texttt{atomic\_add} from Listing 3 atomically sums \( val \) to \( p \), which is atomically read and written. When \( val \) is constant within a loop or for multiple work items, the compiler performs \( v \) operations atomically.

Atomic operations cannot be used with multiple memory interfaces as is the case of HBM2 because BSP does not provide support for them.

\begin{verbatim}
: int atomic_add(volatile __global int *p, int val);
Listing 3. Atomic-pipelined add prototype function
\end{verbatim}

Equation (14) shows the resulting \( T_{row}^i \) including the two accesses, and \( T_{ovh}^i \), depending on the vectorization factor \( v \). Note that memory saturation in atomic should include the LSU as a unique operation (sum of \( ls\_width \)) of two LSUs. Based on atomic, we can make a fourth observation:

\[ T_{row}^i = 2 \cdot (T_{RCD} + T_{RP}) + T_{WR} \]

\[ T_{ovh}^i = \begin{cases} \frac{T_{row}^i}{v} \text{ val is constant} \\ T_{row}^i \text{ otherwise} \end{cases} \]  \hspace{1cm} (14)

**Observation 4:** The atomic LSU is the most time expensive LSU because one FPGA cycle performs only one atomic operation. Atomics are limited to \texttt{int} data types.

### 6 Methodology

The experiments have been run on two FPGAs with different memory technologies: an Intel Stratix 10 GX Development Kit with 2 GB of DDR4 DRAM HiLo running at 1866 MHz [35] and an Intel Stratix 10 MX Development kit with a HBM2 memory with 32 pseudo-channels, each one with 256 MB of capacity running at 800 MHz [31], [36]. Table 3 shows the parameters required for the model on each FPGA. The other parameters come from the intermediate compilation of the Intel FPGA SDK for OpenCL 18.1 for Stratix10 GX and 19.3 for Stratix 10 MX. The OpenCL versions are different because the manufacturers designed the BSPs with different Quartus IP versions.

To validate the model, two types of benchmarks are analyzed: first, a set of microbenchmarks, targeting each LSU type from Table 1 inside Listing 4, where user parameters such as \( v \) and the number of global access (\#\textit{ga}) vary. For DDR4 memory on Stratix 10 GX, only one bank is available, and in the Stratix 10 MX with HBM memory, the “heterogeneous memory” feature is used, this assigning each global access to an HBM bank. For burst-coalesced aligned and non-aligned LSUs, \( \delta \) variations are validated scaling
the array accesses by $\delta$. In the non-aligned case, an offset argument is added to the scaled index forcing the compiler to this LSU.

```c
# ifdef HBM // for HBM with multiple banks
#define q_bank(global_mem_label) __attribute__((buffer_location(global_mem_label)))
#endif

__attribute__((num_simd_work_items(SIMD)))

__global
g_bank(HBM0) const int *restrict z)

__global
g_bank(HBMn) const int *restrict xn,

__kernel
void
test_coalesced(


Listing 4. OpenCL template microbenchmark to vary global access number

A second validation is performed with 18 different HPC benchmarks, all memory bound, selected from the following sources: Intel FPGA SDK, Xilinx SDAccel, NVIDIA OpenCL, Rodinia FPGA [7], Chai [10], and FBLAS [37], in which input channels were modified to fit the DRAM inputs.

The execution time is measured with aocl_report enabled with profiler compilation, this setting up the hardware counter in the LSU. The atomic cases are measured with OpenCL events since this type of LSU does not have dynamic counters implemented.

Table 3. Fixed variable value to evaluate the LSU model on Stratix 10 GX and Stratix 10 MX with a DDR4 1866 and HBM2 memory respectively. All variables (Var.) are defined in Table 2

<table>
<thead>
<tr>
<th>Memory</th>
<th>Var.</th>
<th>Value</th>
<th>Var.</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR4-1866 [35]</td>
<td>$f_{dram}$</td>
<td>933.3 MHz</td>
<td>$T_{RC}$</td>
<td>13.5 ns</td>
</tr>
<tr>
<td>HBM2 [31], [36]</td>
<td>$f_{dram}$</td>
<td>800.0 MHz</td>
<td>$T_{RC}$</td>
<td>14.0 ns</td>
</tr>
</tbody>
</table>

Figure 4. Execution time vs. kernel frequency $f_{max}$ after synthesis with a burst-coalesced aligned LSU varying $\#lsu$ and $v$, as the flat dashed curves clearly indicate, because the memory delay dominates execution time as Equations (4) to (7) show; e.g., in DDR4 with $\#lsu > 3$, the flat trend reflects only minor variations in execution time. In HBM, the trend is less visible because the axis values are overlapped in cases of bandwidth saturation, indicating the independence of time from $v$. For non-saturated memory bandwidth kernels, points not circled, $ls_{width}^1$, set by $v$, affects performance more than $f_{max}$ since these cases do not satisfy the $f_{min}$ condition. Both results point out that programmers are able to estimate how well the memory bandwidth is exploited based on $ls_{width}$ and $f_{max}$ from reports since the results show the dependency on these parameters.

7 MODEL VALIDATION

The model validation comprises two sets of experiments. The first, microbenchmarks, includes small programs with multiple configurations of kernel $v$, $\delta$, and $\#lsu$, enabling us to understand how each parameters affects performance in isolation. The second set is made of complete benchmarks to test the model with well-known applications. A third set of experiments are conducted to compare our proposals with previous ones [8], [9].

The model assumes that in memory saturated applications, the execution time depends more on memory delay than on kernel frequency; this is valid provided that the kernel frequency is high enough for the memory controller to fully exploit bandwidth, namely, $f_{min}$. To verify this claim, Figure 4 shows the execution time for multiple vector addition kernels with burst-coalesced aligned LSU (line 16 of Listing 4) varying $\#lsu$ and $v$ in DDR4 and HBM2 memories.

For memory saturated kernels (points circled in red), $f_{max}$ does not affect execution time regardless of $\#lsu$ and $v$, as the flat dashed curves clearly indicate, because the memory delay dominates execution time as Equations (4) to (7) show; e.g., in DDR4 with $\#lsu > 3$, the flat trend reflects only minor variations in execution time. In HBM, the trend is less visible because the axis values are overlapped in cases of bandwidth saturation, indicating the independence of time from $v$. For non-saturated memory bandwidth kernels, points not circled, $ls_{width}^1$, set by $v$, affects performance more than $f_{max}$ since these cases do not satisfy the $f_{min}$ condition. Both results point out that programmers are able to estimate how well the memory bandwidth is exploited based on $ls_{width}$ and $f_{max}$ from reports since the results show the dependency on these parameters.

7.1 Microbenchmarks

For the sake of completeness, each LSU modifier is evaluated separately. The evaluation comprises the microbenchmark from Listing 4 with their body tuned to the LSU type and modifier. Every loop body is based on vector addition to easily change $\#ga$.

Note that in HBM2 memory each global access has a single pseudo-channel to parallelize bank access, while in DDR4, multiple global accesses must be arbitrated by a controller.

7.1.1 Burst-Coalesced Aligned LSU

Investigating each LSU type in more detail, Figure 5 compares the measured, $T_{meas}$ and analytically estimated, $T_{est}$, execution times for a burst-coalesced aligned LSU. For $T_{est}$, each bar corresponds to the sum of $T_{ideal}$ (dotted) and $T_{och}$ (striped). For HBM2, the slowest bank from Equation (1) is shown, while DDR4-1866 has only one bank. With this LSU type, each global access generates one LSU ($\#ga$ is equal to $\#lsu$).

3. The other LSU types produce the same results and these are not shown for clarity and brevity.
Figure 5. Measured ($T_{meas}$) and estimated ($T_{ideal} + T_{ovh}$) time for the burst-coalesced aligned LSU varying the vectorization factor ($v$) and global access ($\#ga$) in two types of external memory: a) DDR4 1866 and b) HBM2. The bars with dots and stripes represent $T_{ideal}$ and $T_{ovh}$, respectively. Kernels with non-saturated memory bandwidth ($NS$) are detected (empty bars) and not estimated.

Figure 6. Measured ($T_{meas}$) and estimated ($T_{cal}$) time are normalized to $T_{meas}$ for $\delta = 1$. The experiment varies $\delta$ with $\#lsu = 3$ and $v = 16$ for burst-coalesced aligned LSUs in two types of external memory: a) DDR4 1866 and b) HBM2, adjusting for special cases.

Figure 7. Measured time ($T_{meas}$) varying $\delta$ values in the burst-coalesced aligned LSU increasing the number of coalesced accesses. The gray shading marks the special cases where the model needs to be adjusted for HBM2 memory.

For all cases, errors remain below 15%, the simplification of the DRAM commands in the model and the refresh time being among the main sources of error, which can reduce memory efficiency, e.g., the DDR4 IP controller reduces efficiency by around 3.5% [33]. The experiment also evidences that the higher the $\#lsu$, the higher the $T_{ovh}$; e.g., DDR4 bandwidth reduces by 26%, from 14.2 to 10.5 GB/s with five LSUs. Hence, in this case, Struct of Array is a good option for reducing $\#lsu$. In the case of HBM2 memory, the time remains the same with the increase in $\#lsu$ because they run in parallel with one LSU per pseudo-channel.

Figure 6 shows the times, normalized to $T_{meas}$ with $\delta = 1$, for multiple stride values. Execution time shows a linear dependency on $\delta$ because of the data discarded in each DRAM burst.

Notice that burst-coalesced aligned LSU cannot be generated with all $\delta$ values because the compiler does not detect DRAM page alignment. With HBM2 memory, strided write operations need a correction factor of 4 because they do not detect coalescing, and the burst splitter divides the request into $bl = 4$ words inside a burst taking $bl$ cycles to transfer it, while a read request only needs one clock cycle for $bl$ words. The write stride HBM2 exception in Figure 7 shows a sweep of $\delta$ values varying coalescing, which is added with more contiguous memory access in the main loop in Listing 4. The shading indicates the special cases where the execution time is $4 \times$ longer. Comparing stride access in DDR4 and HBM2, the performance of HBM2 is lower, by $2 \times$ in the worst case, starting from $\delta = 2$ due to bursts splitting in store for HBM, in spite of parallels between the three LSUs used in this test.

7.1.2 Burst-Coalesced Non-Aligned LSU

The burst-coalesced non-aligned LSU is depicted in line 17 of Listing 4 for a $\delta = 3$. Similar to the aligned modifier, in this case, the global access is also supported by just one LSU. burst-coalesced non-aligned LSU, in Figure 8, shows a 22% larger error than burst-coalesced aligned LSU, this being attributable to the latency of the coalescer having a large variance; e.g., the number of required address comparisons depends on the coalescer state. The largest errors, as with burst-coalesced aligned LSU, are related to small vectorization factors; in the case of DDR4 with $v=4$, the calculated $f_{min} = 349$ MHz compared with $f_{max}$ after compilation which is in the range of 301 to 418 MHz placing the kernel near to a non-saturated memory state and increasing the minimum error by 13%. Also note that neither $v$ nor $\#ga$ correlates with the error.

Further, for $v$ and $\#ga$ larger than 4 and 3, respectively, the number of threads in a burst, $max_{th}$ of Equation (12), significantly impacts execution time, which increases linearly and not exponentially like $v$. This “$max_{th}$ effect” can also be seen varying $\delta$ as Figure 9 shows for $v = 16$ and $\#lsu = 3$, with times normalized to $\delta = 1$. For $\delta = 7$, the $max_{th}$ restriction appears optimizing the access that increases with strides. Compared to an aligned LSU, the performance is 60% lower on average due to address comparison increases and the burst window being reduced to avoid long kernel stalls.

Unlike in DDR4, in HBM2, the execution time does not have $T_{ovh}$, as in the burst-coalesced aligned LSU case, due to the use of just one LSU per pseudo-channel. It should be noted that $\#ga$ does not vary the estimation results, showing independence between HBM channels.

7.1.3 Burst-Coalesced Write-Acknowledge LSU

The evaluation of this LSU type uses the microbenchmark in Listing 4, with the code snippet from lines 20 to 21 of.

An array of constant values is generated by software with random values between 0 and 2048, reducing the probabili-
7.1.4 Atomic-pipelined LSU

The evaluation of this LSU type uses the microbenchmark in line 23 of Listing 4. In this code, to generate a single global access (#ga = 1), the global access x[n][id] is replaced by a local variable id. Otherwise, each atomic operation generates one global access per v to avoid coalescing. Only DRAM results are shown, because the atomic LSU is not supported with HBM2 memory.

In general, the atomic-pipelined LSU does not change the lsu_width, unlike the burst-coalesced LSU, making Tovh the most significant component in the case of this LSU. Figure 11 shows that execution time increases linearly with #ga, the maximum error of 16% corresponds to unaccounted 5 ns per atomic operation. The hypothesis is that this delay is close to the time between the beginning of the internal write transaction and that of the following read command in the same group and same bank (TWR).

Overall, analyzing read stalls quantifies the impact of the LSU on kernel performance. For burst-coalesced aligned and non-aligned LSUs, the read stall percentages are under 20% because the coalescer partially hides the δ-induced delay. Meanwhile, write-acknowledge LSU has a stall percentage of over 50% as the extra signalling serializes the requests. The atomic-pipelined modifier cannot be measured because profiling is unsupported, but it is safe to assume that stalls will be high due to atomicity requirements.

7.2 Applications

To cover a large set of possible scenarios, this section evaluates the model with 18 bandwidth bound applications, mixing single task and NDRange kernels with and without channels. Table 4 reports the measured and estimated times with the corresponding errors for all of them.

For all the applications with a DDR4-1866, the relative error remains below 9.2% with an average value of 7.6%. With HBM2 memory, the error is higher, with a maximum of 55%.

The main source of error in HBM is the frequency requirements from the controller, which needs fmin = 400 MHz to maximize bandwidth. Such an fmin is difficult to achieve with high resource usage that increases the pressure on the place-and-route compilation phase and reduces the achievable target frequency fmax [24]. For example, in MatrixMult with v = 128, the kernel requires the highest (53%) DSP resource allocation among benchmarks, the compilation time is around 9 h, and the kernel only achieves a fmax = 177 MHz, 55% lower than the expected fmin. Further, MatrixMult with v = 64 uses 26% of DSP blocks, takes 5 h to compile, and yields an fmax = 268 MHz, 33% lower than fmin. If future HLS tools improved place-and-route capabilities, errors would certainly decrease.
To illustrate the frequency differences in DDR4 and HBM2 between applications, the histogram in Figure 12 shows the applications distribution in terms of frequency and marks the minimum frequency required to maximize memory bandwidth. On HBM2, 8 applications are critically bounded by the frequency after place-and-route because they do not reach the pre-synthesis reported $f_{max}$. Figure 13 analyzes these 8 applications and shows the post-synthesis time and frequency error compared to the estimated pre-synthesis values. There is a strong correlation between time and frequency error, suggesting that compiler accuracy estimating the frequency can limit the model’s accuracy. As a special case, the Stratix 10 MX with HBM2 memory requires higher frequency to saturate memory. In this device, the frequency estimation worsens compared to that of the GX because the MX BSP uses 32 separate global memory interfaces connecting to the physical pseudo-channels with 256-bits buses. In fact, the worst estimation time and the worst frequency estimation from the tool comes from MatrixMult in where the routing tool reports routing congestion warning.

7.3 Comparison with other models
This subsection compares the proposed model with two state-of-the-art models: Wang and HLFscope+ [8], [9], reproducing the mathematical models for the microbenchmarks, with $f = 16$, and for the vectorAdd application. Unfortunately, comparison with other applications is unfeasible because the dynamic profiling tools feeding Wang and HLFscope+ are not available. The tests are run with two BSPs for Stratix 10 GX with different DRAM frequencies, 1866 and 2666 MHz.
In all but one case, µb burst-coalesced aligned LSU, the error found in this study is lower than that of Wang and HLScope+ as Table 5 shows. Comparing the maximum error of each model, this proposal is up to 400 and 5 x more accurate than Wang and HLScope+, respectively.

Table 5. Execution time estimated error; µb, BCA, BCNA, and ACK refer to microbenchmark, burst-coalesced aligned, burst-coalesced non-aligned, and burst-coalesced write-acknowledge LSUs, respectively.

<table>
<thead>
<tr>
<th>Benchmark</th>
<th>#lsu</th>
<th>Wang [µs]</th>
<th>HLScope+ [µs]</th>
<th>This work [µs]</th>
</tr>
</thead>
<tbody>
<tr>
<td>DDR4-1866</td>
<td>µb BCA</td>
<td>1</td>
<td>17.3</td>
<td>12.7</td>
</tr>
<tr>
<td>DDR4-1866</td>
<td>µb BCA</td>
<td>4</td>
<td>0.3</td>
<td>10.6</td>
</tr>
<tr>
<td>DDR4-1866</td>
<td>µb BCNA</td>
<td>3</td>
<td>-</td>
<td>71.1</td>
</tr>
<tr>
<td>DDR4-1866</td>
<td>µb ACK</td>
<td>32</td>
<td>80.49</td>
<td>63.2</td>
</tr>
<tr>
<td>DDR4-2666</td>
<td>µb BCA</td>
<td>1</td>
<td>69.6</td>
<td>57.8</td>
</tr>
<tr>
<td>DDR4-2666</td>
<td>µb BCA</td>
<td>4</td>
<td>37.8</td>
<td>19.6</td>
</tr>
<tr>
<td>DDR4-2666</td>
<td>µb BCNA</td>
<td>3</td>
<td>-</td>
<td>137.9</td>
</tr>
<tr>
<td>DDR4-2666</td>
<td>µb ACK</td>
<td>32</td>
<td>11279.4</td>
<td>47.6</td>
</tr>
<tr>
<td>HBM2</td>
<td>µb BCA</td>
<td>3</td>
<td>145.5</td>
<td>83.7</td>
</tr>
<tr>
<td>HBM2</td>
<td>µb BCA</td>
<td>4</td>
<td>151.2</td>
<td>83.7</td>
</tr>
<tr>
<td>HBM2</td>
<td>µb BCNA</td>
<td>3</td>
<td>-</td>
<td>118.8</td>
</tr>
<tr>
<td>HBM2</td>
<td>µb ACK</td>
<td>32</td>
<td>4910.8</td>
<td>78.1</td>
</tr>
<tr>
<td>HBM2</td>
<td>µb BCA</td>
<td>3</td>
<td>9.8</td>
<td>83.7</td>
</tr>
</tbody>
</table>

In Wang’s case, the errors come from an incomplete support of all LSU modifiers and not fully including the memory features (bandwidth, frequency, row misses, . . .), unlike in this study.

On the other hand, the HLScope+ model for Xilinx devices considers memory bound applications where the estimation is primarily affected by DRAM bandwidth. HLScope+ requires a board characterization to compute the controller overhead (Tco) [41]; this parameter is different for each benchmark because Tco varies with access type; this study uses Tco =2.5 ns for #lsu > 3, and Tco =0 ns in other cases.

The two state-of-art models compared only support aligned and random access, but as this study shows, the memory strategies go one step further using HLS tools combining and modeling GM1 and DRAM behavior.

In addition, note that Wang and HLScope+ do not adapt well to memory changes and only cover DRAM, unlike the proposal in this study that supports both.

8 CONCLUSIONS

As in other HPC processors, memory in FPGAs is one of the most critical aspects of system performance. This paper proposes an analytical model that identifies the main parameters that control the total execution time when the kernel-pipeline saturates memory bandwidth, a common situation for HPC applications. Specifically, the model determines the memory saturation through the relationship with memory occupation and kernel frequency and accurately estimates the kernel execution time without a time-consuming synthesis process, helping programmers and HLS tools to design and anticipate performance without extensive exploration processes, as used in other studies.

The model stems from a detailed study of the generated RTL code, instantiated IPs, and FPGA architecture without loss in flexibility that is demonstrated with two DRAM technologies: DDR4-1866 and 3D-stacked HBM2.

The results show the model has an average error of 11.4% for DDR4 and 10.4% for HBM2. Errors above average are directly associated with kernel frequency limitations in the compilation process. Compared with two state-of-the-art models, mainly focused on computing, the proposed model at least halves the error and shows adaptability to two technologies and memory frequency variations, unlike other proposals. Our future work aims to integrate this type of model into scheduling policies of heterogeneous systems, where predicting performance before launching a kernel can make a difference, helping to achieve higher performance and energy efficiency.

ACKNOWLEDGMENT

This work was supported by MINECO/AEI/ERDF (EU) (grant PID2019-105660RB-C21 / AEI / 10.13039/501100011033), Aragón Government (T58.20R research group), ERDF 2014-2020 “Construyendo Europa desde Aragón”, and Santander-UZ grants program.

REFERENCES
