L2C2: Last-level compressed-contents non-volatile cache and a procedure to forecast performance and lifetime

Escuin, Carlos (Universidad de Zaragoza) ; Ibáñez, Pablo (Universidad de Zaragoza) ; Navarro, Denis (Universidad de Zaragoza) ; Monreal, Teresa ; Llabería, José M. ; Viñals, Víctor (Universidad de Zaragoza)

Resumen: Several emerging non-volatile (NV) memory technologies are rising as interesting alternatives to build the Last-Level Cache (LLC). Their advantages, compared to SRAM memory, are higher density and lower static power, but write operations wear out the bitcells to the point of eventually losing their storage capacity. In this context, this paper presents a novel LLC organization designed to extend the lifetime of the NV data array and a procedure to forecast in detail the capacity and performance of such an NV-LLC over its lifetime. From a methodological point of view, although different approaches are used in the literature to analyze the degradation of an NV-LLC, none of them allows to study in detail its temporal evolution. In this sense, this work proposes a forecasting procedure that combines detailed simulation and prediction, allowing an accurate analysis of the impact of different cache control policies and mechanisms (replacement, wear-leveling, compression, etc.) on the temporal evolution of the indices of interest, such as the effective capacity of the NV-LLC or the system IPC. We also introduce L2C2, a LLC design intended for implementation in NV memory technology that combines fault tolerance, compression, and internal write wear leveling for the first time. Compression is not used to store more blocks and increase the hit rate, but to reduce the write rate and increase the lifetime during which the cache supports near-peak performance. In addition, to support byte loss without performance drop, L2C2 inherently allows N redundant bytes to be added to each cache entry. Thus, L2C2+N, the endurance-scaled version of L2C2, allows balancing the cost of redundant capacity with the benefit of longer lifetime. For instance, as a use case, we have implemented the L2C2 cache with STT-RAM technology. It has affordable hardware overheads compared to that of a baseline NV-LLC without compression in terms of area, latency and energy consumption, and increases up to 6-37 times the time in which 50% of the effective capacity is degraded, depending on the variability in the manufacturing process. Compared to L2C2, L2C2+6 which adds 6 bytes of redundant capacity per entry, that means 9.1% of storage overhead, can increase up to 1.4-4.3 times the time in which the system gets its initial peak performance degraded.

Idioma: Inglés

DOI: 10.1371/journal.pone.0278346

Año: 2023

Publicado en: PLoS ONE 18, 2 (2023), e0278346 [36 pp.]
ISSN: 1932-6203

Factor impacto JCR: 2.9 (2023)

Categ. JCR: MULTIDISCIPLINARY SCIENCES rank: 32 / 134 = 0.239 (2023) - Q1 - T1

Factor impacto CITESCORE: 6.2 - Multidisciplinary (Q1)

Factor impacto SCIMAGO: 0.839 - Multidisciplinary (Q1)

Financiación: info:eu-repo/grantAgreement/ES/AEI-FEDER/PID2019-105660RB-C21
Financiación: info:eu-repo/grantAgreement/ES/AEI/PID2019-103939RB-I00
Financiación: info:eu-repo/grantAgreement/ES/DGA-ESF/T58-20R
Financiación: info:eu-repo/grantAgreement/ES/MICINN-AEI/PDC2021-120898-I00

Tipo y forma: Artículo (Versión definitiva)

Área (Departamento): Área Arquit.Tecnología Comput. (Dpto. Informát.Ingenie.Sistms.)
Área (Departamento): Área Tecnología Electrónica (Dpto. Ingeniería Electrón.Com.)