

LOW DROP POWER SCHOTTKY RECTIFIER

MAIN PRODUCTS CHARACTERISTICS


I _{F(AV)}	1 A
V _{RRM}	40 V
Tj	150°C
V _F (max)	0.45 V

FEATURES AND BENEFITS

- VERY SMALL CONDUCTION LOSSES
- NEGLIGIBLE SWITCHING LOSSES
- EXTREMELY FAST SWITCHING
- LOW FORWARD VOLTAGE DROP
- AVALANCHE CAPABILITY SPECIFIED



Axial Power Schottky rectifier suited for Switch Mode Power Supplies and high frequency DC to DC converters. Packaged in DO41 these devices are intended for use in low voltage, high frequency inverters, free wheeling, polarity protection and small battery chargers.



ABSOLUTE RATINGS (limiting values)

Cumbal	Parameter			Unit		
Symbol	Parameter		1N5817	1N5818	1N5819	Unit
V _{RRM}	Repetitive peak reverse voltage		20	30	40	V
I _{F(RMS)}	RMS forward current			10		Α
I _{F(AV)}	Average forward current $T_L = 125^{\circ}C$ $\delta = 0.5$		1			А
I _{FSM}	Surge non repetitive forward current	tp = 10 ms Sinusoidal	25			А
P _{ARM}	Repetitive peak avalanche power	tp = 1µs Tj = 25°C	1200	1200	900	W
T _{stg}	Storage temperature range			- 65 to + 150		
Tj	Maximum operating junction ten	150			°C	
dV/dt	Critical rate of rise of reverse vol	Itage	10000			V/µs

* :
$$\frac{dPtot}{dTj} < \frac{1}{Rth(j-a)}$$
 thermal runaway condition for a diode on its own heatsink

July 2003 - Ed: 4A

THERMAL RESISTANCES

Symbol	Symbol Parameter		Value	Unit
R _{th (j-a)}	Junction to ambient	Lead length = 10 mm	100	°C/W
R _{th (j-l)}	Junction to lead	Lead length = 10 mm	45	°C/W

STATIC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Tests Conditions		1N5817	1N5818	1N5819	Unit
I _R *	Reverse leakage	Tj = 25°C	$V_R = V_{RRM}$	0.5	0.5	0.5	mA
	current	Tj = 100°C		10	10	10	mA
V _F *	Forward voltage drop	Tj = 25°C	I _F = 1 A	0.45	0.50	0.55	V
		Tj = 25°C	I _F = 3 A	0.75	0.80	0.85	V

Pulse test : * tp = 380 μ s, δ < 2%

To evaluate the conduction losses use the following equations :

 $P = 0.3 \text{ x } I_{F(AV)} + 0.090 I_{F_{(RMS)}}^{2} \text{ for 1N5817 / 1N5818}$ $P = 0.3 \text{ x } I_{F(AV)} + 0.150 I_{F_{(RMS)}}^{2} \text{ for 1N5819}$

Fig. 1: Average forward power dissipation versus average forward current (1N5817/1N5818).




Fig. 2-1: Average forward current versus ambient temperature ($\delta = 0.5$) (1N5817/1N5818).






Fig. 2: Average forward power dissipation versus

average forward current (1N5819).

Fig. 2-2: Average forward current versus ambient temperature (δ =0.5) (1N5819).








POSITIVE VOLTAGE REGULATORS


- OUTPUT CURRENT TO 1.5A
- OUTPUT VOLTAGES OF 5; 5.2; 6; 8; 8.5; 9; 12; 15; 18; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSITION SOA PROTECTION

DESCRIPTION

The L7800 series of three-terminal positive regulators is available in TO-220, TO-220FP, TO-3 and D²PAK packages and several fixed output voltages, making it useful in a wide range of applications. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shut-down and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 1A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltage and currents.



SCHEMATIC DIAGRAM



February 2003 1/29

Copper Enamelled Wire





Specifications:

Coating : Polyurethane.
Primary Insulation Material : Polyurethane.
Primary Insulation Colour : Transparent.
Maximum Operating Temperature : 120°C.
Melting Temperature : 480°C.
Approval Bodies : BS4520.

Specification Table

Wire Size (SWG)	Current Rating (A)	Conductor Area CSA (mm²)	External Diameter	Conductor Make-up	Reel Length (m)	Weight (g)	Part Number
35	0.048	0.030	0.200	1/0.200	1850	500	ECW0.2
34	0.061	0.039	0.224	1/0.224	1430	500	ECW0.224
33	0.076	0.050	0.250	1/0.250	1120	440	ECW0.25
30	0.12	0.080	0.315	1/0.315	720	500	ECW0.315
27	0.194	0.140	0.400	1/0.400	450	500	ECW0.4
25	0.304	0.200	0.500	1/0.500	290	460	ECW0.5
24	0.381	0.250	0.560	1/0.560	230		ECW0.56
22	0.613	0.400	0.710	1/0.710	140		ECW0.71
21	0.779	0.520	0.800	1/0.800	125	500	ECW0.80
19	1.210	0.660	1.000	1/1.000	70	500	ECW1.0
18	1.910	0.820	1.250	1/1.250	47		ECW1.25
16	2.740	2.000	1.500	1/1.500	32		ECW1.5

Dimensions : Millimetres (Unless Specified)





IR2104(S)&(PbF)

HALF-BRIDGE DRIVER

Features

- Floating channel designed for bootstrap operation Fully operational to +600V
 Tolerant to negative transient voltage dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout
- 3.3V, 5V and 15V input logic compatible
- Cross-conduction prevention logic
- Internally set deadtime
- High side output in phase with input
- Shut down input turns off both channels
- Matched propagation delay for both channels
- Also available LEAD-FREE


Description

The IR2104(S) are high voltage, high speed power MOSFET and IGBT drivers with dependent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized

Product Summary


Voffset	600V max.
I _O +/-	130 mA / 270 mA
Vout	10 - 20V
t _{on/off} (typ.)	680 & 150 ns
Deadtime (typ.)	520 ns

Packages



monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates from 10 to 600 volts.

Typical Connection



IR2104(S)&(PbF)

International

TOR Rectifier

Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition		Min.	Max.	Units
V _B	High side floating absolute voltage		-0.3	625	
Vs	High side floating supply offset voltage		V _B - 25	V _B + 0.3	
V _{HO}	High side floating output voltage		V _S - 0.3	V _B + 0.3	
Vcc	Low side and logic fixed supply voltage		-0.3	25	V
V _{LO}	Low side output voltage	-0.3	V _{CC} + 0.3		
V _{IN}	Logic input voltage (IN & SD)		-0.3	V _{CC} + 0.3	
dV _s /dt	Allowable offset supply voltage transient		_	50	V/ns
PD	Package power dissipation @ T _A ≤ +25°C	(8 lead PDIP)	_	1.0	14/
		(8 lead SOIC)	_	0.625	W
RthJA	Thermal resistance, junction to ambient	(8 lead PDIP)	_	125	°C/W
		(8 lead SOIC)	_	200	C/VV
TJ	Junction temperature		_	150	
T _S	Storage temperature		-55	150	°C
TL	Lead temperature (soldering, 10 seconds)		_	300	

Recommended Operating Conditions

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V_S offset rating is tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
V _B	High side floating supply absolute voltage	V _S + 10	V _S + 20	
Vs	High side floating supply offset voltage	Note 1	600	
V _{HO}	High side floating output voltage	Vs	V _B	v
V _{CC}	Low side and logic fixed supply voltage	10	20	v
V _{LO}	Low side output voltage	0	Vcc	
V _{IN}	Logic input voltage (IN & SD)	0	Vcc	
T _A	Ambient temperature	-40	125	°C

Note 1: Logic operational for V_S of -5 to +600V. Logic state held for V_S of -5V to -V_{BS}. (Please refer to the Design Tip DT97-3 for more details).

 $\label{eq:Dynamic Electrical Characteristics} $$V_{BIAS} (V_{CC}, V_{BS}) = 15V, C_L = 1000 \ pF \ and \ T_A = 25^{\circ}C \ unless \ otherwise \ specified.$

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
ton	Turn-on propagation delay	_	680	820		V _S = 0V
toff	Turn-off propagation delay	_	150	220		V _S = 600V
t _{sd}	Shutdown propagation delay	_	160	220		
tr	Turn-on rise time	_	100	170	ns	
tf	Turn-off fall time	_	50	90		
DT	Deadtime, LS turn-off to HS turn-on &	400	520	650		
	HS turn-on to LS turn-off					
MT	Delay matching, HS & LS turn-on/off			60		

Static Electrical Characteristics

 V_{BIAS} (V_{CC} , V_{BS}) = 15V and T_A = 25°C unless otherwise specified. The V_{IN} , V_{TH} and I_{IN} parameters are referenced to COM. The V_O and I_O parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Definition	Min.	Тур.	Max.	Units	Test Conditions
VIH	Logic "1" (HO) & Logic "0" (LO) input voltage	3	_	_		V _{CC} = 10V to 20V
V _{IL}	Logic "0" (HO) & Logic "1" (LO) input voltage	_	_	0.8	.,	V _{CC} = 10V to 20V
V _{SD,TH+}	SD input positive going threshold	3	_	_	V	V _{CC} = 10V to 20V
V _{SD,TH} -	SD input negative going threshold	_	_	0.8		V _{CC} = 10V to 20V
VoH	High level output voltage, V _{BIAS} - V _O	_	_	100	\/	I _O = 0A
VoL	Low level output voltage, VO	_	_	100	mV	I _O = 0A
I _{LK}	Offset supply leakage current	_	_	50		$V_{B} = V_{S} = 600V$
I _{QBS}	Quiescent V _{BS} supply current	_	30	55		V _{IN} = 0V or 5V
IQCC	Quiescent V _{CC} supply current	_	150	270	μΑ	V _{IN} = 0V or 5V
I _{IN+}	Logic "1" input bias current	_	3	10		V _{IN} = 5V
I _{IN-}	Logic "0" input bias current	_	_	1		V _{IN} = 0V
Vccuv+	V _{CC} supply undervoltage positive going	8	8.9	9.8		
	threshold				V	
V _{CCUV} -	V _{CC} supply undervoltage negative going threshold	7.4	8.2	9	·	
I _{O+}	Output high short circuit pulsed current	130	210	_		V _O = 0V
					mA	PW ≤ 10 µs
I _O -	Output low short circuit pulsed current	270	360	_	шА	V _O = 15V
						PW ≤ 10 µs

International IOR Rectifier

PD - 94006A

IRF640N

HEXFET® Power MOSFET

- IRF640NS IRF640NL

 $V_{DSS} = 200V$ $R_{DS(on)} = 0.15\Omega$ $I_{D} = 18A$

- Advanced Process Technology
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Ease of Paralleling
- Simple Drive Requirements


Description

Fifth Generation HEXFET® Power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

The D²Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible onresistance in any existing surface mount package. The D²Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.

The through-hole version (IRF640NL) is available for lowprofile application.



Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10V	18	
I _D @ T _C = 100°C	Continuous Drain Current, V _{GS} @ 10V	13	A
I _{DM}	Pulsed Drain Current ①	72	
P _D @T _C = 25°C	Power Dissipation	150	W
	Linear Derating Factor	1.0	W/°C
V_{GS}	Gate-to-Source Voltage	± 20	V
E _{AS}	Single Pulse Avalanche Energy ^②	247	mJ
I _{AR}	Avalanche Current①	18	A
E _{AR}	Repetitive Avalanche Energy①	15	mJ
dv/dt	Peak Diode Recovery dv/dt ©	8.1	V/ns
TJ	Operating Junction and	-55 to +175	
T _{STG}	Storage Temperature Range		°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting torque, 6-32 or M3 srew [⊕]	10 lbf•in (1.1N•m)	

Electrical Characteristics @ $T_J = 25^{\circ}C$ (unless otherwise specified)

	Parameter	Min.	Тур.	Max.	Units	Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	200			V	$V_{GS} = 0V, I_D = 250\mu A$
$\Delta V_{(BR)DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient		0.25		V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance			0.15	Ω	V _{GS} = 10V, I _D = 11A ③
V _{GS(th)}	Gate Threshold Voltage	2.0		4.0	V	$V_{DS} = V_{GS}$, $I_D = 250\mu A$
g _{fs}	Forward Transconductance	6.8			S	V _{DS} = 50V, I _D = 11A ③
I _{DSS}	Drain-to-Source Leakage Current			25	μA	V _{DS} = 200V, V _{GS} = 0V
DSS	Brain to Gource Leakage Guiterit			250	μΑ	$V_{DS} = 160V, V_{GS} = 0V, T_{J} = 150^{\circ}C$
1	Gate-to-Source Forward Leakage			100	nA	V _{GS} = 20V
I _{GSS}	Gate-to-Source Reverse Leakage			-100	IIA :	V _{GS} = -20V
Qg	Total Gate Charge			67		I _D = 11A
Q _{gs}	Gate-to-Source Charge			11	nC	V _{DS} = 160V
Q _{gd}	Gate-to-Drain ("Miller") Charge			33		V_{GS} = 10V, See Fig. 6 and 13
t _{d(on)}	Turn-On Delay Time		10			V _{DD} = 100V
t _r	Rise Time		19			I _D = 11A
t _{d(off)}	Turn-Off Delay Time		23		ns	$R_G = 2.5\Omega$
t _f	Fall Time		5.5			$R_D = 9.0\Omega$, See Fig. 10 ③
L _D	Internal Drain Inductance		4.5		-11	Between lead, 6mm (0.25in.)
L _S	Internal Source Inductance		7.5		hH 	from package and center of die contact
C _{iss}	Input Capacitance		1160			V _{GS} = 0V
Coss	Output Capacitance		185			$V_{DS} = 25V$
C _{rss}	Reverse Transfer Capacitance		53		pF	f = 1.0MHz, See Fig. 5

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Conditions	
Is	Continuous Source Current			18		MOSFET symbol	
	(Body Diode)			10	Α	showing the	
I _{SM}	Pulsed Source Current			70		integral reverse	
	(Body Diode)①			72		p-n junction diode.	
V_{SD}	Diode Forward Voltage			1.3	V	$T_J = 25^{\circ}C, I_S = 11A, V_{GS} = 0V$ ③	
t _{rr}	Reverse Recovery Time		167	251	ns	$T_J = 25$ °C, $I_F = 11$ A	
Q _{rr}	Reverse Recovery Charge		929	1394	nC	di/dt = 100A/µs ③	
t _{on}	Forward Turn-On Time	Intr	Intrinsic turn-on time is negligible (turn-on is dominated by L _S +L _D)				

Thermal Resistance

	Parameter	Тур.	Max.	Units
$R_{\theta JC}$	Junction-to-Case		1.0	
$R_{\theta CS}$	Case-to-Sink, Flat, Greased Surface 4	0.50		°C/W
$R_{\theta JA}$	Junction-to-Ambient		62	
$R_{\theta JA}$	Junction-to-Ambient (PCB mount)®		40	





SBOS068C - JANUARY 1997 - REVISED JANUARY 2005

SINGLE-SUPPLY, microPower CMOS OPERATIONAL AMPLIFIERS microAmplifier™ Series

FEATURES

- SINGLE-SUPPLY OPERATION
- RAIL-TO-RAIL OUTPUT (within 3mV)
- microPOWER: I_Q = 20μA/Amplifier
- microSIZE PACKAGES
- LOW OFFSET VOLTAGE: 125µV max
- SPECIFIED FROM V_S = 2.3V to 5.5V
- SINGLE, DUAL, AND QUAD VERSIONS

APPLICATIONS


- BATTERY-POWERED INSTRUMENTS
- PORTABLE DEVICES
- HIGH-IMPEDANCE APPLICATIONS
- PHOTODIODE PRE-AMPS
- PRECISION INTEGRATORS
- MEDICAL INSTRUMENTS
- TEST EQUIPMENT

DESCRIPTION


OPA336 series *micro*Power CMOS operational amplifiers are designed for battery-powered applications. They operate on a single supply with operation as low as 2.1V. The output is rail-to-rail and swings to within 3mV of the supplies with a $100 k\Omega$ load. The common-mode range extends to the negative supply—ideal for single-supply applications. Single, dual, and quad versions have identical specifications for maximum design flexibility.

In addition to small size and low quiescent current $(20\mu A/amplifier)$, they feature low offset voltage $(125\mu V max)$, low input bias current (1pA), and high open-loop gain (115dB). Dual and quad designs feature completely independent circuitry for lowest crosstalk and freedom from interaction.

OPA336 packages are the tiny SOT23-5 surface mount and SO-8 surface-mount. OPA2336 come in the miniature MSOP-8 surface-mount, SO-8 surface-mount, and DIP-8 packages. The OPA4336 package is the space-saving SSOP-16 surface-mount. All are specified from -40°C to +85°C and operate from -55°C to +125°C. A macromodel is available for download (at www.ti.com) for design analysis.



OPA336





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.



DIP-8, SO-8, MSOP-8

SO-8

NC = No Connection

PACKAGE/ORDERING INFORMATION(1)

PRODUCT	PACKAGE-LEAD	PACKAGE DRAWING DESIGNATOR	PACKAGE MARKING
Single	TAGRAGE ELAB	DEGIGIATION.	iii/iiiiii
OPA336N	SOT23-5	DBV	A36 ⁽²⁾
OPA336NA	SOT23-5	DBV	A36 ⁽²⁾
OPA336NJ	SOT23-5	DBV	J36
OPA336U	SO-8 Surface-Mount	D	OPA336U
OPA336UA	SO-8 Surface-Mount	D	OPA336UA
OPA336UJ	SO-8 Surface-Mount	D	OPA336UJ
Dual			
OPA2336E	MSOP-8 Surface-Mount	DGK	B36 ⁽²⁾
OPA2336EA	MSOP-8 Surface-Mount	DGK	B36 ⁽²⁾
OPA2336P	DIP-8	Р	OPA2336P
OPA2336PA	DIP-8	Р	OPA2336PA
OPA2336U	SO-8 Surface-Mount	D	OPA2336U
OPA2336UA	SO-8 Surface-Mount	D	OPA2336UA
Quad			
OPA4336EA	SSOP-16 Surface-Mount	DBQ	OPA4336EA

NOTES: (1) For the most current package and ordering information, see the package option addendum at the end of this data sheet. (2) Grade will be marked on the Reel.

ABSOLUTE MAXIMUM RATINGS(1)

Supply Voltage	7.5V
Signal Input Terminals, Voltage(2)	(V-) -0.3V to (V+) +0.3V
Current ⁽²⁾	10mA
Output Short-Circuit ⁽³⁾	Continuous
Operating Temperature	55°C to +125°C
Storage Temperature	55°C to +125°C
Junction Temperature	150°C
Lead Temperature (soldering, 10s)	300°C
ESD Rating:	
Charged Device Model, OPA336 NJ and UJ	J only (CDM) ⁽⁴⁾ 1000V
Human Body Model (HBM) ⁽⁴⁾	500V
Machine Model (MM)(4)	100V

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only. Functional operation of the device at these conditions, or beyond the specified operating conditions, is not implied. (2) Input terminals are diode-clamped to the power supply rails. Input signals that can swing more than 0.3V beyond the supply rails should be current-limited to 10mA or less. (3) Short-circuit to ground, one amplifier per package. (4) OPA336 NJ and UJ have been tested to CDM of 1000V. All other previous package versions have been tested using HBM and MM. Results are shown.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



ELECTRICAL CHARACTERISTICS: $V_S = 2.3V$ to 5.5V

Boldface limits apply over the specified temperature range, $T_A = -40^{\circ}C$ to $+85^{\circ}C$.

At T_A = +25°C, V_S = +5V, and R_L = 25k Ω connected to $V_S/2$, unless otherwise noted.

			DPA336N, A2336E,		OPA23	336NA, 36EA, F A4336E	PA, UA	OPA	4336N.	J, UJ	
PARAMETER	CONDITION	MIN	TYP ⁽¹⁾	MAX	MIN	TYP	MAX	MIN	TYP	MAX	UNITS
OFFSET VOLTAGE Input Offset Voltage vs Temperature vs Power Supply Over Temperature Channel Separation, dc	$V_{S} = 2.3V \text{ to } 5.5V$ $V_{S} = 2.3V \text{ to } 5.5V$		±60 ± 1.5 25 0.1	±125		* * *	±500 * *	*	±500 * *	±2500 * *	μV μ V/°C μV/V μ V/V μV/V
INPUT BIAS CURRENT Input Bias Current IB Over Temperature Input Offset Current Ios			±1	±10 ± 60 ±10		*	* *		*	* *	рА рА рА
NOISE Input Voltage Noise, f = 0.1 to 10Hz Input Voltage Noise Density, f = 1kHz e _n Current Noise Density, f = 1kHz i _n			3 40 30			* *			* * *		μVp-p nV/√Hz fA/√Hz
INPUT VOLTAGE RANGE Common-Mode Voltage Range V _{CM} Common-Mode Rejection Ratio CMRR Over Temperature	$-0.2V < V_{CM} < (V+) -1V$ $-0.2V < V_{CM} < (V+) -1V$	-0.2 80 76	90	(V+) -1	* 76 74	86	*	* 76 74	86	*	V dB dB
INPUT IMPEDANCE Differential Common-Mode			10 ¹³ 2 10 ¹³ 4			*			*		$\Omega \parallel pF$ $\Omega \parallel pF$
OPEN-LOOP GAIN Open-Loop Voltage Gain Over Temperature Over Temperature	$\begin{aligned} R_L &= 25k\Omega, \ 100\text{mV} < V_O < (V+) - 100\text{mV} \\ R_L &= 25k\Omega, \ 100\text{mV} < V_O < (V+) - 100\text{mV} \\ R_L &= 5k\Omega, \ 500\text{mV} < V_O < (V+) - 500\text{mV} \\ R_L &= 5k\Omega, \ 500\text{mV} < V_O < (V+) - 500\text{mV} \end{aligned}$	100 100 90 90	115 106		90 90 *	*		90 90 *	*		dB dB dB
FREQUENCY RESPONSE Gain-Bandwidth Product GBW Slew Rate SR Overload Recovery Time	$V_S = 5V, G = 1$ $V_S = 5V, G = 1$ $V_{IN} \bullet G = V_S$		100 0.03 100			* *			* *		kHz V/μs μs
OUTPUT Voltage Output Swing from Rail ⁽²⁾ Over Temperature Over Temperature Short-Circuit Current I _{SC}	$\begin{aligned} R_L &= 100k\Omega,\ A_{OL} \geq 70dB \\ R_L &= 25k\Omega,\ A_{OL} \geq 90dB \\ R_L &= 25k\Omega,\ A_{OL} \geq 90dB \\ R_L &= 5k\Omega,\ A_{OL} \geq 90dB \\ R_L &= 5k\Omega,\ A_{OL} \geq 90dB \end{aligned}$		3 20 70 ±5	100 100 500 500		* * *	* * * *		* * *	* * *	mV mV mV mV mA
Capacitive Load Drive C _{LOAD} POWER SUPPLY Specified Voltage Range V _S Minimum Operating Voltage Quiescent Current (per amplifier) I _Q Over Temperature	I _O = 0 I _O = 0	2.3	2.1 20	5.5 32 36	*	* *	* *	*	* * 23	* 38 42	pF V V μA μ A
TEMPERATURE RANGE Specified Range Operating Range Storage Range Thermal Resistance θ _{JA}		-40 -55 -55		+85 +125 +125	* * *		* *	* * *		* *	°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°°
SOT-23-5 Surface-Mount MSOP-8 Surface-Mount SO-8 Surface-Mount DIP-8 SSOP-16 Surface-Mount DIP-14			200 150 150 100 100 80			* * * * *			*		°C/W °C/W °C/W °C/W °C/W

^{*}Specifications same as OPA2336E, P, U.

NOTES: (1) $V_S = +5V$. (2) Output voltage swings are measured between the output and positive and negative power-supply rails.




 Dependable Texas Instruments Quality and Reliability


description/ordering information

These devices contain six independent inverters.


SN5404 ... J PACKAGE
SN54LS04, SN54S04 ... J OR W PACKAGE
SN7404, SN74S04 ... D, N, OR NS PACKAGE
SN74LS04 ... D, DB, N, OR NS PACKAGE
(TOP VIEW)



SN5404...W PACKAGE (TOP VIEW)



SN54LS04, SN54S04 ... FK PACKAGE (TOP VIEW)



NC - No internal connection



PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



ORDERING INFORMATION

TA	PAC	KAGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING
		Tube	SN7404N	SN7404N
	PDIP – N	Tube	SN74LS04N	SN74LS04N
		Tube	SN74S04N	SN74S04N
		Tube	SN7404D	7404
		Tape and reel	SN7404DR	7404
	SOIC - D	Tube	SN74LS04D	1.004
0°C to 70°C	SOIC - D	Tape and reel	SN74LS04DR	LS04
		Tube	SN74S04D	004
		Tape and reel	SN74S04DR	S04
	SOP - NS	Tape and reel	SN7404NSR	SN7404
		Tape and reel	SN74LS04NSR	74LS04
		Tape and reel	SN74S04NSR	74S04
	SSOP – DB	Tape and reel	SN74LS04DBR	LS04
		Tube	SN5404J	SN5404J
		Tube	SNJ5404J	SNJ5404J
	CDIP – J	Tube	SN54LS04J	SN54LS04J
	CDIP – J	Tube	SN54S04J	SN54S04J
		Tube	SNJ54LS04J	SNJ54LS04J
-55°C to 125°C		Tube	SNJ54S04J	SNJ54S04J
		Tube	SNJ5404W	SNJ5404W
	CFP – W	Tube	SNJ54LS04W	SNJ54LS04W
		Tube	SNJ54S04W	SNJ54S04W
	1000 FV	Tube	SNJ54LS04FK	SNJ54LS04FK
	LCCC – FK	Tube	SNJ54S04FK	SNJ54S04FK


[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE (each inverter)

(00.011 1111 01101)				
INPUT	OUTPUT			
Α	Υ			
Н	L			
L	Н			



logic diagram (positive logic)





LOW POWER SINGLE CMOS TIMER

- VERY LOW POWER CONSUMPTION : 110 μ A typ at V_{CC} = 5V 90 μ A typ at V_{CC} = 3V
- HIGH MÁXIMUM ASTABLE FREQUENCY 2.7MHz
- PIN-TO-PIN AND FUNCTIONALLY COMPATIBLE WITH BIPOLAR NE555
- WIDE VOLTAGE RANGE : +2V to +16V
- **■** HIGH OUTPUT CURRENT CAPABILITY
- SUPPLY CURRENT SPIKES REDUCED **DURING OUTPUT TRANSITIONS**
- HIGH INPUT IMPEDANCE : $10^{12}\Omega$
- OUTPUT COMPATIBLE WITH TTL.CMOS AND LOGIC MOS

DESCRIPTION

The TS555 is a single CMOS timer which offers very low consumption ($I_{cc(TYP)}$ TS555 = 110 μ A at V_{CC} =+5V versus $I_{cc(TYP)}$ NE555 = 3mA) and high frequency $f_{f(max.)}$ TS555 = 2.7MHz versus $f_{(max.)}$ NE555 = 0.1 MHz

Thus, either in Monostable or Astable mode, timing remains very accurate.


The TS555 provides reduced supply current spikes during output transitions, which enables the use of lower decoupling capacitors compared to those required by bipolar NE555.

Timing capacitors can also be minimized due to high input impedance ($10^{12}\Omega$).


ORDER CODES

Part Number	Temperature Range	Package			
rait Number	remperature Kange	N	D	Р	
TS555C	0°C, +70°C	•	•	•	
TS555I	-40°C, +125°C	•	•	•	
TS555M	-55°C, +125°C	•	•	•	

N = Dual in Line Package (DIP)
 D = Small Outline Package (SO) - also available in Tape & Reel (DT)
 P = Thin Shrink Small Outline Package (TSSOP) - only available in Tape & Reel (PT)




PIN CONNECTIONS (top view)



February 2003 1/12

BLOCK DIAGRAM



FUNCTION TABLE

RESET	TRIGGER	THRESHOLD	OUTPUT
Low	X	X	Low
High	Low	Х	High
High	High	High	Low
High	High	Low	Previous State

LOW <----> Level Voltage ≤ Min voltage specificed

HIGH <----> Level Voltage ≥ Max voltage specificed

x <----> Irrelevant

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter		Value	Unit
V _{CC}	Supply Voltage		+18	V
Tj	Junction Temperature		+150	°C
T _{stg}	Storage Temperature Range		-65 to +150	°C
P _D	So	IP8 O8 SSOP8	1250 715 625	mW

^{1.} $T_j = 150$ °C, $T_{amb} = 25$ °C with Rthja = 100°C/W for DIP8 package Rthja = 175°C/W for SO8 package


Rthja = 200°C/W for TSSOP8 package

OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	+2 to +16	V
T _{oper}	Operating Free Air Temperature Range TS555C TS555I TS555M	0 to +70 -40 to +125 -55 to +125	°C

2/12

SCHEMATIC DIAGRAM



STATIC ELECTRICAL CHARACTERISTICS

 V_{CC} = +2V, T_{amb} = +25°C, Reset to V_{CC} (unless otherwise specified)

Symbol	Parameter	Min.	Тур.	Max.	Unit
Icc	Supply Current (no load, High and Low States) $T_{min.} \le T_{amb} \le T_{max}$.		65	200 200	μΑ
V _{CL}	Control Voltage Level $T_{min.} \le T_{amb} \le T_{max.}$	1.2 1.1	1.3	1.4 1.5	V
V _{DIS}	Discharge Saturation Voltage ($I_{dis} = 1 \text{mA}$) $T_{min.} \le T_{amb} \le T_{max.}$		0.05	0.2 0.25	V
I _{DIS}	Discharge Pin Leakage Current		1	100	nA
V _{OL}	Low Level Output Voltage ($I_{sink} = 1mA$) $T_{min.} \le T_{amb} \le T_{max.}$		0.1	0.3 0.35	V
V _{OH}	High Level Output Voltage ($I_{source} = -0.3mA$) $T_{min.} \le T_{amb} \le T_{max.}$	1.5 1.5	1.9		V
V _{TRIG}	Trigger Voltage T _{min.} ≤ T _{amb} ≤ T _{max.}	0.4 0.3	0.67	0.95 1.05	V
ITRIG	Trigger Current		10		pА
I _{TH}	Threshold Current		10		pA
V _{RESET}	Reset Voltage T _{min.} ≤ T _{amb} ≤ T _{max.}	0.4 0.3	1.1	1.5 2.0	V
I _{RESET}	Reset Current		10		рА

4/12