

## LOW DROP POWER SCHOTTKY RECTIFIER

### MAIN PRODUCTS CHARACTERISTICS


<b>I<sub>F(AV)</sub></b>	<b>1 A</b>
<b>V<sub>RRM</sub></b>	<b>40 V</b>
<b>T<sub>j</sub></b>	<b>150°C</b>
<b>V<sub>F(max)</sub></b>	<b>0.45 V</b>

### FEATURES AND BENEFITS

- VERY SMALL CONDUCTION LOSSES
- NEGLIGIBLE SWITCHING LOSSES
- EXTREMELY FAST SWITCHING
- LOW FORWARD VOLTAGE DROP
- AVALANCHE CAPABILITY SPECIFIED

### DESCRIPTION

Axial Power Schottky rectifier suited for Switch Mode Power Supplies and high frequency DC to DC converters. Packaged in DO41 these devices are intended for use in low voltage, high frequency inverters, free wheeling, polarity protection and small battery chargers.



### ABSOLUTE RATINGS (limiting values)

Symbol	Parameter	Value			Unit
		1N5817	1N5818	1N5819	
V <sub>RRM</sub>	Repetitive peak reverse voltage	20	30	40	V
I <sub>F(RMS)</sub>	RMS forward current	10			A
I <sub>F(AV)</sub>	Average forward current T <sub>L</sub> = 125°C δ = 0.5	1			A
I <sub>FSM</sub>	Surge non repetitive forward current tp = 10 ms Sinusoidal	25			A
P <sub>ARM</sub>	Repetitive peak avalanche power tp = 1μs T <sub>j</sub> = 25°C	1200	1200	900	W
T <sub>stg</sub>	Storage temperature range	- 65 to + 150			°C
T <sub>j</sub>	Maximum operating junction temperature *	150			°C
dV/dt	Critical rate of rise of reverse voltage	10000			V/μs

\* :  $\frac{dP_{tot}}{dT_j} < \frac{1}{R_{th}(j-a)}$  thermal runaway condition for a diode on its own heatsink

# 1N581x

## THERMAL RESISTANCES

Symbol	Parameter		Value	Unit
$R_{th(j-a)}$	Junction to ambient	Lead length = 10 mm	100	$^{\circ}\text{C}/\text{W}$
$R_{th(j-l)}$	Junction to lead	Lead length = 10 mm	45	$^{\circ}\text{C}/\text{W}$

## STATIC ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Tests Conditions		1N5817	1N5818	1N5819	Unit
$I_R^*$	Reverse leakage current	$T_j = 25^{\circ}\text{C}$	$V_R = V_{RRM}$	0.5	0.5	0.5	mA
		$T_j = 100^{\circ}\text{C}$		10	10	10	mA
$V_F^*$	Forward voltage drop	$T_j = 25^{\circ}\text{C}$	$I_F = 1\text{ A}$	0.45	0.50	0.55	V
		$T_j = 25^{\circ}\text{C}$		$I_F = 3\text{ A}$	0.75	0.80	0.85


Pulse test : \*  $t_p = 380\ \mu\text{s}$ ,  $\delta < 2\%$

To evaluate the conduction losses use the following equations :


$$P = 0.3 \times I_{F(AV)} + 0.090 I_{F(RMS)}^2 \text{ for } 1N5817 / 1N5818$$

$$P = 0.3 \times I_{F(AV)} + 0.150 I_{F(RMS)}^2 \text{ for } 1N5819$$


**Fig. 1:** Average forward power dissipation versus average forward current (1N5817/1N5818).




**Fig. 2:** Average forward power dissipation versus average forward current (1N5819).



**Fig. 2-1:** Average forward current versus ambient temperature ( $\delta=0.5$ ) (1N5817/1N5818).



**Fig. 2-2:** Average forward current versus ambient temperature ( $\delta=0.5$ ) (1N5819).




## POSITIVE VOLTAGE REGULATORS


- OUTPUT CURRENT TO 1.5A
- OUTPUT VOLTAGES OF 5; 5.2; 6; 8; 8.5; 9; 12; 15; 18; 24V
- THERMAL OVERLOAD PROTECTION
- SHORT CIRCUIT PROTECTION
- OUTPUT TRANSITION SOA PROTECTION

### DESCRIPTION

The L7800 series of three-terminal positive regulators is available in TO-220, TO-220FP, TO-3 and D<sup>2</sup>PAK packages and several fixed output voltages, making it useful in a wide range of applications. These regulators can provide local on-card regulation, eliminating the distribution problems associated with single point regulation. Each type employs internal current limiting, thermal shut-down and safe area protection, making it essentially indestructible. If adequate heat sinking is provided, they can deliver over 1A output current. Although designed primarily as fixed voltage regulators, these devices can be used with external components to obtain adjustable voltage and currents.



### SCHEMATIC DIAGRAM



# Copper Enamelled Wire

**PRO-POWER**  
Quality Cables



## Specifications:

Coating : Polyurethane.  
 Primary Insulation Material : Polyurethane.  
 Primary Insulation Colour : Transparent.  
 Maximum Operating Temperature : 120°C.  
 Melting Temperature : 480°C.  
 Approval Bodies : BS4520.

## Specification Table

Wire Size (SWG)	Current Rating (A)	Conductor Area CSA (mm <sup>2</sup> )	External Diameter	Conductor Make-up	Reel Length (m)	Weight (g)	Part Number
35	0.048	0.030	0.200	1/0.200	1850	500	ECW0.2
34	0.061	0.039	0.224	1/0.224	1430		ECW0.224
33	0.076	0.050	0.250	1/0.250	1120	440	ECW0.25
30	0.12	0.080	0.315	1/0.315	720	500	ECW0.315
27	0.194	0.140	0.400	1/0.400	450		ECW0.4
25	0.304	0.200	0.500	1/0.500	290	460	ECW0.5
24	0.381	0.250	0.560	1/0.560	230	500	ECW0.56
22	0.613	0.400	0.710	1/0.710	140		ECW0.71
21	0.779	0.520	0.800	1/0.800	125		ECW0.80
19	1.210	0.660	1.000	1/1.000	70		ECW1.0
18	1.910	0.820	1.250	1/1.250	47		ECW1.25
16	2.740	2.000	1.500	1/1.500	32		ECW1.5

Dimensions : Millimetres (Unless Specified)

**PRO-POWER**  
Quality Cables

## IR2104(S)&(PbF)

### HALF-BRIDGE DRIVER

#### Features

- Floating channel designed for bootstrap operation  
Fully operational to +600V  
Tolerant to negative transient voltage  
dV/dt immune
- Gate drive supply range from 10 to 20V
- Undervoltage lockout
- 3.3V, 5V and 15V input logic compatible
- Cross-conduction prevention logic
- Internally set deadtime
- High side output in phase with input
- Shut down input turns off both channels
- Matched propagation delay for both channels
- Also available LEAD-FREE


#### Description

The IR2104(S) are high voltage, high speed power MOSFET and IGBT drivers with dependent high and low side referenced output channels. Proprietary HVIC and latch immune CMOS technologies enable ruggedized monolithic construction. The logic input is compatible with standard CMOS or LSTTL output, down to 3.3V logic. The output drivers feature a high pulse current buffer stage designed for minimum driver cross-conduction. The floating channel can be used to drive an N-channel power MOSFET or IGBT in the high side configuration which operates from 10 to 600 volts.


#### Product Summary

$V_{\text{OFFSET}}$	600V max.
$I_{\text{O}+/-}$	130 mA / 270 mA
$V_{\text{OUT}}$	10 - 20V
$t_{\text{on/off (typ.)}}$	680 & 150 ns
Deadtime (typ.)	520 ns

#### Packages



#### Typical Connection



# IR2104(S)&(PbF)

## Absolute Maximum Ratings

Absolute maximum ratings indicate sustained limits beyond which damage to the device may occur. All voltage parameters are absolute voltages referenced to COM. The thermal resistance and power dissipation ratings are measured under board mounted and still air conditions.

Symbol	Definition	Min.	Max.	Units	
V <sub>B</sub>	High side floating absolute voltage	-0.3	625	V	
V <sub>S</sub>	High side floating supply offset voltage	V <sub>B</sub> - 25	V <sub>B</sub> + 0.3		
V <sub>HO</sub>	High side floating output voltage	V <sub>S</sub> - 0.3	V <sub>B</sub> + 0.3		
V <sub>CC</sub>	Low side and logic fixed supply voltage	-0.3	25		
V <sub>LO</sub>	Low side output voltage	-0.3	V <sub>CC</sub> + 0.3		
V <sub>IN</sub>	Logic input voltage (IN & $\overline{SD}$ )	-0.3	V <sub>CC</sub> + 0.3		
dV <sub>S</sub> /dt	Allowable offset supply voltage transient	—	50	V/ns	
P <sub>D</sub>	Package power dissipation @ T <sub>A</sub> ≤ +25°C	(8 lead PDIP)	—	1.0	W
		(8 lead SOIC)	—	0.625	
R <sub>thJA</sub>	Thermal resistance, junction to ambient	(8 lead PDIP)	—	125	°C/W
		(8 lead SOIC)	—	200	
T <sub>J</sub>	Junction temperature	—	150	°C	
T <sub>S</sub>	Storage temperature	-55	150		
T <sub>L</sub>	Lead temperature (soldering, 10 seconds)	—	300		

## Recommended Operating Conditions

The Input/Output logic timing diagram is shown in Figure 1. For proper operation the device should be used within the recommended conditions. The V<sub>S</sub> offset rating is tested with all supplies biased at 15V differential.

Symbol	Definition	Min.	Max.	Units
V <sub>B</sub>	High side floating supply absolute voltage	V <sub>S</sub> + 10	V <sub>S</sub> + 20	V
V <sub>S</sub>	High side floating supply offset voltage	Note 1	600	
V <sub>HO</sub>	High side floating output voltage	V <sub>S</sub>	V <sub>B</sub>	
V <sub>CC</sub>	Low side and logic fixed supply voltage	10	20	
V <sub>LO</sub>	Low side output voltage	0	V <sub>CC</sub>	
V <sub>IN</sub>	Logic input voltage (IN & $\overline{SD}$ )	0	V <sub>CC</sub>	
T <sub>A</sub>	Ambient temperature	-40	125	°C

Note 1: Logic operational for V<sub>S</sub> of -5 to +600V. Logic state held for V<sub>S</sub> of -5V to -V<sub>BS</sub>. (Please refer to the Design Tip DT97-3 for more details).

### Dynamic Electrical Characteristics

$V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 15V,  $C_L$  = 1000 pF and  $T_A$  = 25°C unless otherwise specified.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
$t_{on}$	Turn-on propagation delay	—	680	820	ns	$V_S = 0V$
$t_{off}$	Turn-off propagation delay	—	150	220		$V_S = 600V$
$t_{sd}$	Shutdown propagation delay	—	160	220		
$t_r$	Turn-on rise time	—	100	170		
$t_f$	Turn-off fall time	—	50	90		
DT	Deadtime, LS turn-off to HS turn-on & HS turn-on to LS turn-off	400	520	650		
MT	Delay matching, HS & LS turn-on/off	—	—	60		


### Static Electrical Characteristics

$V_{BIAS}$  ( $V_{CC}$ ,  $V_{BS}$ ) = 15V and  $T_A$  = 25°C unless otherwise specified. The  $V_{IN}$ ,  $V_{TH}$  and  $I_{IN}$  parameters are referenced to COM. The  $V_O$  and  $I_O$  parameters are referenced to COM and are applicable to the respective output leads: HO or LO.

Symbol	Definition	Min.	Typ.	Max.	Units	Test Conditions
$V_{IH}$	Logic "1" (HO) & Logic "0" (LO) input voltage	3	—	—	V	$V_{CC} = 10V$ to 20V
$V_{IL}$	Logic "0" (HO) & Logic "1" (LO) input voltage	—	—	0.8		$V_{CC} = 10V$ to 20V
$V_{SD,TH+}$	SD input positive going threshold	3	—	—		$V_{CC} = 10V$ to 20V
$V_{SD,TH-}$	SD input negative going threshold	—	—	0.8		$V_{CC} = 10V$ to 20V
$V_{OH}$	High level output voltage, $V_{BIAS} - V_O$	—	—	100	mV	$I_O = 0A$
$V_{OL}$	Low level output voltage, $V_O$	—	—	100		$I_O = 0A$
$I_{LK}$	Offset supply leakage current	—	—	50	$\mu A$	$V_B = V_S = 600V$
$I_{QBS}$	Quiescent $V_{BS}$ supply current	—	30	55		$V_{IN} = 0V$ or 5V
$I_{QCC}$	Quiescent $V_{CC}$ supply current	—	150	270		$V_{IN} = 0V$ or 5V
$I_{IN+}$	Logic "1" input bias current	—	3	10		$V_{IN} = 5V$
$I_{IN-}$	Logic "0" input bias current	—	—	1		$V_{IN} = 0V$
$V_{CCUV+}$	$V_{CC}$ supply undervoltage positive going threshold	8	8.9	9.8	V	
$V_{CCUV-}$	$V_{CC}$ supply undervoltage negative going threshold	7.4	8.2	9		
$I_{O+}$	Output high short circuit pulsed current	130	210	—	mA	$V_O = 0V$ $PW \leq 10 \mu s$
$I_{O-}$	Output low short circuit pulsed current	270	360	—		$V_O = 15V$ $PW \leq 10 \mu s$

- Advanced Process Technology
- Dynamic dv/dt Rating
- 175°C Operating Temperature
- Fast Switching
- Fully Avalanche Rated
- Ease of Paralleling
- Simple Drive Requirements

## HEXFET® Power MOSFET




### Description

Fifth Generation HEXFET® Power MOSFETs from International Rectifier utilize advanced processing techniques to achieve extremely low on-resistance per silicon area. This benefit, combined with the fast switching speed and ruggedized device design that HEXFET Power MOSFETs are well known for, provides the designer with an extremely efficient and reliable device for use in a wide variety of applications.

The TO-220 package is universally preferred for all commercial-industrial applications at power dissipation levels to approximately 50 watts. The low thermal resistance and low package cost of the TO-220 contribute to its wide acceptance throughout the industry.

The D<sup>2</sup>Pak is a surface mount power package capable of accommodating die sizes up to HEX-4. It provides the highest power capability and the lowest possible on-resistance in any existing surface mount package. The D<sup>2</sup>Pak is suitable for high current applications because of its low internal connection resistance and can dissipate up to 2.0W in a typical surface mount application.

The through-hole version (IRF640NL) is available for low-profile application.




### Absolute Maximum Ratings


	Parameter	Max.	Units
$I_D @ T_C = 25^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	18	A
$I_D @ T_C = 100^\circ C$	Continuous Drain Current, $V_{GS} @ 10V$	13	
$I_{DM}$	Pulsed Drain Current ①	72	
$P_D @ T_C = 25^\circ C$	Power Dissipation	150	W
	Linear Derating Factor	1.0	W/°C
$V_{GS}$	Gate-to-Source Voltage	$\pm 20$	V
$E_{AS}$	Single Pulse Avalanche Energy②	247	mJ
$I_{AR}$	Avalanche Current①	18	A
$E_{AR}$	Repetitive Avalanche Energy①	15	mJ
dv/dt	Peak Diode Recovery dv/dt ③	8.1	V/ns
$T_J$ $T_{STG}$	Operating Junction and Storage Temperature Range	-55 to +175	°C
	Soldering Temperature, for 10 seconds	300 (1.6mm from case )	
	Mounting torque, 6-32 or M3 srew④	10 lbf•in (1.1N•m)	



## Electrical Characteristics @ T<sub>J</sub> = 25°C (unless otherwise specified)


	Parameter	Min.	Typ.	Max.	Units	Conditions
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	200	—	—	V	V <sub>GS</sub> = 0V, I <sub>D</sub> = 250μA
ΔV <sub>(BR)DSS/ΔT<sub>J</sub></sub>	Breakdown Voltage Temp. Coefficient	—	0.25	—	V/°C	Reference to 25°C, I <sub>D</sub> = 1mA
R <sub>DS(on)</sub>	Static Drain-to-Source On-Resistance	—	—	0.15	Ω	V <sub>GS</sub> = 10V, I <sub>D</sub> = 11A ③
V <sub>GS(th)</sub>	Gate Threshold Voltage	2.0	—	4.0	V	V <sub>DS</sub> = V <sub>GS</sub> , I <sub>D</sub> = 250μA
g <sub>fs</sub>	Forward Transconductance	6.8	—	—	S	V <sub>DS</sub> = 50V, I <sub>D</sub> = 11A ③
I <sub>DSS</sub>	Drain-to-Source Leakage Current	—	—	25	μA	V <sub>DS</sub> = 200V, V <sub>GS</sub> = 0V
		—	—	250		V <sub>DS</sub> = 160V, V <sub>GS</sub> = 0V, T <sub>J</sub> = 150°C
I <sub>GSS</sub>	Gate-to-Source Forward Leakage	—	—	100	nA	V <sub>GS</sub> = 20V
	Gate-to-Source Reverse Leakage	—	—	-100		V <sub>GS</sub> = -20V
Q <sub>g</sub>	Total Gate Charge	—	—	67	nC	I <sub>D</sub> = 11A
Q <sub>gs</sub>	Gate-to-Source Charge	—	—	11		V <sub>DS</sub> = 160V
Q <sub>gd</sub>	Gate-to-Drain ("Miller") Charge	—	—	33		V <sub>GS</sub> = 10V, See Fig. 6 and 13
t <sub>d(on)</sub>	Turn-On Delay Time	—	10	—	ns	V <sub>DD</sub> = 100V
t <sub>r</sub>	Rise Time	—	19	—		I <sub>D</sub> = 11A
t <sub>d(off)</sub>	Turn-Off Delay Time	—	23	—		R <sub>G</sub> = 2.5Ω
t <sub>f</sub>	Fall Time	—	5.5	—		R <sub>D</sub> = 9.0Ω, See Fig. 10 ③
L <sub>D</sub>	Internal Drain Inductance	—	4.5	—	nH	Between lead, 6mm (0.25in.) from package and center of die contact
L <sub>S</sub>	Internal Source Inductance	—	7.5	—		
C <sub>iss</sub>	Input Capacitance	—	1160	—	pF	V <sub>GS</sub> = 0V
C <sub>oss</sub>	Output Capacitance	—	185	—		V <sub>DS</sub> = 25V
C <sub>rss</sub>	Reverse Transfer Capacitance	—	53	—		f = 1.0MHz, See Fig. 5

## Source-Drain Ratings and Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I <sub>S</sub>	Continuous Source Current (Body Diode)	—	—	18	A	MOSFET symbol showing the integral reverse p-n junction diode. 
I <sub>SM</sub>	Pulsed Source Current (Body Diode)①	—	—	72		
V <sub>SD</sub>	Diode Forward Voltage	—	—	1.3	V	T <sub>J</sub> = 25°C, I <sub>S</sub> = 11A, V <sub>GS</sub> = 0V ③
t <sub>rr</sub>	Reverse Recovery Time	—	167	251	ns	T <sub>J</sub> = 25°C, I <sub>F</sub> = 11A
Q <sub>rr</sub>	Reverse Recovery Charge	—	929	1394	nC	di/dt = 100A/μs ③
t <sub>on</sub>	Forward Turn-On Time	Intrinsic turn-on time is negligible (turn-on is dominated by L <sub>S</sub> +L <sub>D</sub> )				

## Thermal Resistance

	Parameter	Typ.	Max.	Units
R <sub>θJC</sub>	Junction-to-Case	—	1.0	°C/W
R <sub>θCS</sub>	Case-to-Sink, Flat, Greased Surface ④	0.50	—	
R <sub>θJA</sub>	Junction-to-Ambient④	—	62	
R <sub>θJA</sub>	Junction-to-Ambient (PCB mount)⑤	—	40	



# SINGLE-SUPPLY, *microPower* CMOS OPERATIONAL AMPLIFIERS

## *microAmplifier*™ Series

### FEATURES

- SINGLE-SUPPLY OPERATION
- RAIL-TO-RAIL OUTPUT (within 3mV)
- *microPOWER*:  $I_Q = 20\mu\text{A}/\text{Amplifier}$
- *microSIZE* PACKAGES
- LOW OFFSET VOLTAGE: 125 $\mu\text{V}$  max
- SPECIFIED FROM  $V_S = 2.3\text{V}$  to 5.5V
- SINGLE, DUAL, AND QUAD VERSIONS

### APPLICATIONS


- BATTERY-POWERED INSTRUMENTS
- PORTABLE DEVICES
- HIGH-IMPEDANCE APPLICATIONS
- PHOTODIODE PRE-AMPS
- PRECISION INTEGRATORS
- MEDICAL INSTRUMENTS
- TEST EQUIPMENT

### DESCRIPTION

OPA336 series *microPower* CMOS operational amplifiers are designed for battery-powered applications. They operate on a single supply with operation as low as 2.1V. The output is rail-to-rail and swings to within 3mV of the supplies with a 100k $\Omega$  load. The common-mode range extends to the negative supply—ideal for single-supply applications. Single, dual, and quad versions have identical specifications for maximum design flexibility.

In addition to small size and low quiescent current (20 $\mu\text{A}/\text{amplifier}$ ), they feature low offset voltage (125 $\mu\text{V}$  max), low input bias current (1pA), and high open-loop gain (115dB). Dual and quad designs feature completely independent circuitry for lowest crosstalk and freedom from interaction.

OPA336 packages are the tiny SOT23-5 surface mount and SO-8 surface-mount. OPA2336 come in the miniature MSOP-8 surface-mount, SO-8 surface-mount, and DIP-8 packages. The OPA4336 package is the space-saving SSOP-16 surface-mount. All are specified from  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$  and operate from  $-55^\circ\text{C}$  to  $+125^\circ\text{C}$ . A macromodel is available for download (at [www.ti.com](http://www.ti.com)) for design analysis.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

## PACKAGE/ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	PACKAGE-LEAD	PACKAGE DRAWING DESIGNATOR	PACKAGE MARKING
<b>Single</b> OPA336N OPA336NA OPA336NJ OPA336U OPA336UA OPA336UJ	SOT23-5 SOT23-5 SOT23-5 SO-8 Surface-Mount SO-8 Surface-Mount SO-8 Surface-Mount	DBV DBV DBV D D D	A36 <sup>(2)</sup> A36 <sup>(2)</sup> J36 OPA336U OPA336UA OPA336UJ
<b>Dual</b> OPA2336E OPA2336EA OPA2336P OPA2336PA OPA2336U OPA2336UA	MSOP-8 Surface-Mount MSOP-8 Surface-Mount DIP-8 DIP-8 SO-8 Surface-Mount SO-8 Surface-Mount	DGK DGK P P D D	B36 <sup>(2)</sup> B36 <sup>(2)</sup> OPA2336P OPA2336PA OPA2336U OPA2336UA
<b>Quad</b> OPA4336EA	SSOP-16 Surface-Mount	DBQ	OPA4336EA

NOTES: (1) For the most current package and ordering information, see the package option addendum at the end of this data sheet. (2) Grade will be marked on the Reel.

## ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Supply Voltage .....	7.5V
Signal Input Terminals, Voltage <sup>(2)</sup> .....	(V-) -0.3V to (V+) +0.3V
Current <sup>(2)</sup> .....	10mA
Output Short-Circuit <sup>(3)</sup> .....	Continuous
Operating Temperature .....	-55°C to +125°C
Storage Temperature .....	-55°C to +125°C
Junction Temperature .....	150°C
Lead Temperature (soldering, 10s) .....	300°C
ESD Rating:	
Charged Device Model, OPA336 NJ and UJ only (CDM) <sup>(4)</sup> .....	1000V
Human Body Model (HBM) <sup>(4)</sup> .....	500V
Machine Model (MM) <sup>(4)</sup> .....	100V

NOTES: (1) Stresses above these ratings may cause permanent damage. Exposure to absolute maximum conditions for extended periods may degrade device reliability. These are stress ratings only. Functional operation of the device at these conditions, or beyond the specified operating conditions, is not implied. (2) Input terminals are diode-clamped to the power supply rails. Input signals that can swing more than 0.3V beyond the supply rails should be current-limited to 10mA or less. (3) Short-circuit to ground, one amplifier per package. (4) OPA336 NJ and UJ have been tested to CDM of 1000V. All other previous package versions have been tested using HBM and MM. Results are shown.



## ELECTROSTATIC DISCHARGE SENSITIVITY

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

# ELECTRICAL CHARACTERISTICS: $V_S = 2.3V$ to $5.5V$

**Boldface** limits apply over the specified temperature range,  $T_A = -40^\circ C$  to  $+85^\circ C$ .

At  $T_A = +25^\circ C$ ,  $V_S = +5V$ , and  $R_L = 25k\Omega$  connected to  $V_S/2$ , unless otherwise noted.

PARAMETER	CONDITION	OPA336N, U OPA2336E, P, U			OPA336NA, UA OPA2336EA, PA, UA OPA4336EA			OPA336NJ, UJ			UNITS
		MIN	TYP <sup>(1)</sup>	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
<b>OFFSET VOLTAGE</b> Input Offset Voltage vs Temperature vs Power Supply <b>Over Temperature</b> Channel Separation, dc	$V_{OS}$ $dV_{OS}/dT$ PSRR $V_S = 2.3V$ to $5.5V$ $V_S = 2.3V$ to $5.5V$		$\pm 60$ <b><math>\pm 1.5</math></b> 25 0.1	$\pm 125$ 100 <b>130</b>		* * * *	$\pm 500$ * * *		$\pm 500$ * * *	$\pm 2500$ * * *	$\mu V$ $\mu V/^\circ C$ $\mu V/V$ $\mu V/V$
<b>INPUT BIAS CURRENT</b> Input Bias Current <b>Over Temperature</b> Input Offset Current	$I_B$ $I_{OS}$		$\pm 1$ $\pm 1$	$\pm 10$ <b><math>\pm 60</math></b> $\pm 10$		* * *	* * *		* * *	* * *	pA pA pA
<b>NOISE</b> Input Voltage Noise, $f = 0.1$ to $10Hz$ Input Voltage Noise Density, $f = 1kHz$ $e_n$ Current Noise Density, $f = 1kHz$ $i_n$			3 40 30			* * *			* * *		$\mu Vp-p$ $nV/\sqrt{Hz}$ $fA/\sqrt{Hz}$
<b>INPUT VOLTAGE RANGE</b> Common-Mode Voltage Range Common-Mode Rejection Ratio <b>Over Temperature</b>	$V_{CM}$ CMRR $-0.2V < V_{CM} < (V+) - 1V$ $-0.2V < V_{CM} < (V+) - 1V$	-0.2 80 <b>76</b>	90	$(V+) - 1$	* 76 <b>74</b>	* 86	* *	* 76 <b>74</b>	* 86	* *	V dB dB
<b>INPUT IMPEDANCE</b> Differential Common-Mode			$10^{13} \parallel 2$ $10^{13} \parallel 4$			* *			* *		$\Omega \parallel pF$ $\Omega \parallel pF$
<b>OPEN-LOOP GAIN</b> Open-Loop Voltage Gain <b>Over Temperature</b> <b>Over Temperature</b>	$A_{OL}$ $R_L = 25k\Omega, 100mV < V_O < (V+) - 100mV$ $R_L = 25k\Omega, 100mV < V_O < (V+) - 100mV$ $R_L = 5k\Omega, 500mV < V_O < (V+) - 500mV$ $R_L = 5k\Omega, 500mV < V_O < (V+) - 500mV$	100 <b>100</b> 90 <b>90</b>	115 106		90 <b>90</b> * *	* * * *		90 <b>90</b> * *	* * * *		dB dB dB dB
<b>FREQUENCY RESPONSE</b> Gain-Bandwidth Product Slew Rate Overload Recovery Time	GBW SR SR $V_S = 5V, G = 1$ $V_S = 5V, G = 1$ $V_{IN} \cdot G = V_S$		100 0.03 100			* * *		* * *			kHz V/ $\mu s$ $\mu s$
<b>OUTPUT</b> Voltage Output Swing from Rail <sup>(2)</sup> <b>Over Temperature</b> <b>Over Temperature</b> Short-Circuit Current Capacitive Load Drive	$R_L = 100k\Omega, A_{OL} \geq 70dB$ $R_L = 25k\Omega, A_{OL} \geq 90dB$ $R_L = 25k\Omega, A_{OL} \geq 90dB$ $R_L = 5k\Omega, A_{OL} \geq 90dB$ $R_L = 5k\Omega, A_{OL} \geq 90dB$		3 20 70 $\pm 5$ See Text	100 <b>100</b> 500 <b>500</b>		* * * * *		* * * * *	* * * * *		mV mV mV mV mA pF
<b>POWER SUPPLY</b> Specified Voltage Range Minimum Operating Voltage Quiescent Current (per amplifier) <b>Over Temperature</b>	$V_S$ $I_Q$ $I_Q = 0$ $I_Q = 0$	2.3	2.1 20	5.5 32 <b>36</b>	* * * *	* * * *	* * * *	* * * *	* 23 38 <b>42</b>		V V $\mu A$ $\mu A$
<b>TEMPERATURE RANGE</b> Specified Range Operating Range Storage Range Thermal Resistance SOT-23-5 Surface-Mount MSOP-8 Surface-Mount SO-8 Surface-Mount DIP-8 SSOP-16 Surface-Mount DIP-14	$\theta_{JA}$	-40 -55 -55		+85 +125 +125	* * *	* * *	* * *	* * *	* * *		$^\circ C$ $^\circ C$ $^\circ C$ $^\circ C/W$ $^\circ C/W$ $^\circ C/W$ $^\circ C/W$ $^\circ C/W$ $^\circ C/W$

\*Specifications same as OPA2336E, P, U.

NOTES: (1)  $V_S = +5V$ . (2) Output voltage swings are measured between the output and positive and negative power-supply rails.

# SN5404, SN54LS04, SN54S04, SN7404, SN74LS04, SN74S04 HEX INVERTERS

SDLS029C – DECEMBER 1983 – REVISED JANUARY 2004


- Dependable Texas Instruments Quality and Reliability

## description/ordering information

These devices contain six independent inverters.


SN5404 . . . J PACKAGE  
SN54LS04, SN54S04 . . . J OR W PACKAGE  
SN7404, SN74S04 . . . D, N, OR NS PACKAGE  
SN74LS04 . . . D, DB, N, OR NS PACKAGE

(TOP VIEW)




SN5404 . . . W PACKAGE

(TOP VIEW)



SN54LS04, SN54S04 . . . FK PACKAGE

(TOP VIEW)



NC – No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2004, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

**SN5404, SN54LS04, SN54S04,  
SN7404, SN74LS04, SN74S04  
HEX INVERTERS**

SDLS029C – DECEMBER 1983 – REVISED JANUARY 2004

**ORDERING INFORMATION**

<b>T<sub>A</sub></b>	<b>PACKAGE†</b>		<b>ORDERABLE PART NUMBER</b>	<b>TOP-SIDE MARKING</b>
0°C to 70°C	PDIP – N	Tube	SN7404N	SN7404N
		Tube	SN74LS04N	SN74LS04N
		Tube	SN74S04N	SN74S04N
	SOIC – D	Tube	SN7404D	7404
		Tape and reel	SN7404DR	
		Tube	SN74LS04D	LS04
		Tape and reel	SN74LS04DR	
		Tube	SN74S04D	S04
		Tape and reel	SN74S04DR	
	SOP – NS	Tape and reel	SN7404NSR	SN7404
		Tape and reel	SN74LS04NSR	74LS04
		Tape and reel	SN74S04NSR	74S04
	SSOP – DB	Tape and reel	SN74LS04DBR	LS04
–55°C to 125°C	CDIP – J	Tube	SN5404J	SN5404J
		Tube	SNJ5404J	SNJ5404J
		Tube	SN54LS04J	SN54LS04J
		Tube	SN54S04J	SN54S04J
		Tube	SNJ54LS04J	SNJ54LS04J
		Tube	SNJ54S04J	SNJ54S04J
	CFP – W	Tube	SNJ5404W	SNJ5404W
		Tube	SNJ54LS04W	SNJ54LS04W
		Tube	SNJ54S04W	SNJ54S04W
	LCCC – FK	Tube	SNJ54LS04FK	SNJ54LS04FK
		Tube	SNJ54S04FK	SNJ54S04FK

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

**FUNCTION TABLE  
(each inverter)**


<b>INPUT A</b>	<b>OUTPUT Y</b>
H	L
L	H



**SN5404, SN54LS04, SN54S04,  
SN7404, SN74LS04, SN74S04  
HEX INVERTERS**

SDLS029C – DECEMBER 1983 – REVISED JANUARY 2004

logic diagram (positive logic)



## LOW POWER SINGLE CMOS TIMER

- VERY LOW POWER CONSUMPTION :  
110  $\mu$ A typ at  $V_{CC} = 5V$   
90  $\mu$ A typ at  $V_{CC} = 3V$
- HIGH MAXIMUM ASTABLE FREQUENCY  
2.7MHz
- PIN-TO-PIN AND FUNCTIONALLY  
COMPATIBLE WITH BIPOLAR NE555
- WIDE VOLTAGE RANGE : +2V to +16V
- HIGH OUTPUT CURRENT CAPABILITY
- SUPPLY CURRENT SPIKES REDUCED  
DURING OUTPUT TRANSITIONS
- HIGH INPUT IMPEDANCE :  $10^{12}\Omega$
- OUTPUT COMPATIBLE WITH TTL,CMOS  
AND LOGIC MOS

### DESCRIPTION

The TS555 is a single CMOS timer which offers very low consumption ( $I_{cc(TYP)} TS555 = 110\mu A$  at  $V_{CC}=+5V$  versus  $I_{cc(TYP)} NE555 = 3mA$ ) and high frequency ( $f_{(max.)} TS555 = 2.7MHz$  versus  $f_{(max.)} NE555 = 0.1 MHz$ )

Thus, either in Monostable or Astable mode, timing remains very accurate.


The TS555 provides reduced supply current spikes during output transitions, which enables the use of lower decoupling capacitors compared to those required by bipolar NE555.

Timing capacitors can also be minimized due to high input impedance ( $10^{12}\Omega$ ).


### ORDER CODES

Part Number	Temperature Range	Package		
		N	D	P
TS555C	0°C, +70°C	•	•	•
TS555I	-40°C, +125°C	•	•	•
TS555M	-55°C, +125°C	•	•	•

**N** = Dual in Line Package (DIP)  
**D** = Small Outline Package (SO) - also available in Tape & Reel (DT)  
**P** = Thin Shrink Small Outline Package (TSSOP) - only available in Tape & Reel (PT)




### PIN CONNECTIONS (top view)





**BLOCK DIAGRAM**



**FUNCTION TABLE**

RESET	TRIGGER	THRESHOLD	OUTPUT
Low	x	x	Low
High	Low	x	High
High	High	High	Low
High	High	Low	Previous State

**LOW** <-----> Level Voltage  $\leq$  Min voltage specified

**HIGH** <-----> Level Voltage  $\geq$  Max voltage specified

**x** <-----> Irrelevant

**ABSOLUTE MAXIMUM RATINGS**


Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	+18	V
$T_j$	Junction Temperature	+150	$^{\circ}C$
$T_{stg}$	Storage Temperature Range	-65 to +150	$^{\circ}C$
$P_D$	Power dissipation <sup>1)</sup>	DIP8	1250
		SO8	715
		TSSOP8	625

1.  $T_j = 150^{\circ}C$ ,  $T_{amb} = 25^{\circ}C$  with  $R_{thja} = 100^{\circ}C/W$  for DIP8 package  
 $R_{thja} = 175^{\circ}C/W$  for SO8 package  
 $R_{thja} = 200^{\circ}C/W$  for TSSOP8 package

**OPERATING CONDITIONS**

Symbol	Parameter	Value	Unit
$V_{CC}$	Supply Voltage	+2 to +16	V
$T_{oper}$	Operating Free Air Temperature Range	TS555C	0 to +70
		TS555I	-40 to +125
		TS555M	-55 to +125

SCHEMATIC DIAGRAM



**STATIC ELECTRICAL CHARACTERISTICS**

$V_{CC} = +2V$ ,  $T_{amb} = +25^{\circ}C$ , Reset to  $V_{CC}$  (unless otherwise specified)

Symbol	Parameter	Min.	Typ.	Max.	Unit
$I_{CC}$	Supply Current (no load, High and Low States) $T_{min.} \leq T_{amb} \leq T_{max.}$		65	200 200	$\mu A$
$V_{CL}$	Control Voltage Level $T_{min.} \leq T_{amb} \leq T_{max.}$	1.2 1.1	1.3	1.4 1.5	V
$V_{DIS}$	Discharge Saturation Voltage ( $I_{dis} = 1mA$ ) $T_{min.} \leq T_{amb} \leq T_{max.}$		0.05	0.2 0.25	V
$I_{DIS}$	Discharge Pin Leakage Current		1	100	nA
$V_{OL}$	Low Level Output Voltage ( $I_{sink} = 1mA$ ) $T_{min.} \leq T_{amb} \leq T_{max.}$		0.1	0.3 0.35	V
$V_{OH}$	High Level Output Voltage ( $I_{source} = -0.3mA$ ) $T_{min.} \leq T_{amb} \leq T_{max.}$	1.5 1.5	1.9		V
$V_{TRIG}$	Trigger Voltage $T_{min.} \leq T_{amb} \leq T_{max.}$	0.4 0.3	0.67	0.95 1.05	V
$I_{TRIG}$	Trigger Current		10		pA
$I_{TH}$	Threshold Current		10		pA
$V_{RESET}$	Reset Voltage $T_{min.} \leq T_{amb} \leq T_{max.}$	0.4 0.3	1.1	1.5 2.0	V
$I_{RESET}$	Reset Current		10		pA