Olivito, Javier Serrano, Felipe Clemente, Juan Antonio Mecha, Hortensia Resano, Javier Analysis of the reconfiguration latency and energy overheads for a Xilinx Virtex-5 FPGA IET Computers and Digital Techniques eng 2018

http://zaguan.unizar.es/record/69465/files/texto_completo.pdf; http://zaguan.unizar.es/record/69465/files/texto_completo.jpg?subformat=icon;

Imported from Invenio.