Estudios
I+D+I
Institución
Internacional
Vida Universitaria
Universidad de Zaragoza Repository
Search
Submit
Personalize
Your alerts
Your baskets
Your searches
Help
EN
/
ES
Home
>
Articles
>
Flip-and-Patch: A Fault-Tolerant Technique for On-Chip Memories of CNN Accelerators at Low Supply Voltage
> Access to Fulltext
Usage statistics
Plots
Flip-and-Patch: A Fault-Tolerant Technique for On-Chip Memories of CNN Accelerators at Low Supply Voltage
-
Toca-Díaz, Yamilka
et al
- ART-2024-136807
Main
file(s):
texto_completo
version 1
texto_completo.jpg (icon)
[2.45 MB]
19 Feb 2024, 13:49
Versión publicada
texto_completo.pdf
[1.27 MB]
19 Feb 2024, 13:49
Versión publicada